- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375238 > AD774B (Analog Devices, Inc.) Complete 12-Bit A/D Converters(完備的12位A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD774B |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 串行ADC |
| 英文描述： | Complete 12-Bit A/D Converters(完備的12位A/D轉(zhuǎn)換器) |
| 中文描述： | 完整的12位A / D轉(zhuǎn)換器（完備的12位的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 11/12頁 |
| 文件大?。?/td> | 335K |
| 代理商： | AD774B |
AD674B/AD774B
REV. B
–11–
when CE and
CS
are both asserted determines whether a data
Read (R/
C
= 1) or a Convert (R/
C
= 0) is in progress. R/
C
should be LOW before both CE and
CS
are asserted; if R/
C
is
HIGH, a Read operation will momentarily occur, possibly re-
sulting in system bus contention.
STAND-ALONE MODE
“Stand-alone” mode is useful in systems with dedicated input
ports available and thus not requiring full bus interface capabil-
ity. Stand-alone mode applications are generally able to issue
conversion start commands more precisely than full-control
mode, resulting in improved accuracy.
CE and 12/
8
are wired HIGH,
CS
and A
0
are wired LOW, and
conversion is controlled by R/
C
. The three-state buffers are en-
abled when R/
C
is HIGH and a conversion starts when R/
C
goes LOW. This gives rise to two possible control signals—a
high pulse or a low pulse. Operation with a low pulse is shown
in Figure 4a. In this case, the outputs are forced into the high
impedance state in response to the falling edge of R/
C
and re-
turn to valid logic levels after the conversion cycle is completed.
The STS line goes HIGH 200 ns after R/
C
goes LOW and re-
turns low 600 ns after data is valid.
If conversion is initiated by a high pulse as shown in Figure 4b,
the data lines are enabled during the time when R/
C
is HIGH.
The falling edge of R/
C
starts the next conversion, and the data
lines return to three-state (and remain three-state) until the next
high pulse of R/
C
.
CONVERSION TIMING
Once a conversion is started, the STS line goes HIGH. Convert
start commands will be ignored until the conversion cycle is
complete. The output data buffers can be enabled up to 1.2
μ
s
prior to STS going LOW. The STS line will return LOW at the
end of the conversion cycle.
The register control inputs, A
0
and 12/
8
, control conversion
length and data format. If a conversion is started with A
0
LOW,
a full 12-bit conversion cycle is initiated. If A
0
is HIGH during a
convert start, a shorter 8-bit conversion cycle results.
During data read operations, A
0
determines whether the three-
state buffers containing the 8 MSBs of the conversion result
(A
0
= 0) or the 4 LSBs (A
0
= 1) are enabled. The 12/
8
pin de-
termines whether the output data is to be organized as two 8-bit
words (12/
8
tied LOW) or a single 12-bit word (12/
8
tied
HIGH). In the 8-bit mode, the byte addressed when A
0
is high
contains the 4 LSBs from the conversion followed by four trail-
ing zeroes. This organization allows the data lines to be over-
lapped for direct interface to 8-bit buses without the need for
external three-state buffers.
GENERAL A/D CONVERTER INTERFACE
CONSIDERATIONS
A typical A/ D converter interface routine involves several op-
erations. First, a write to the ADC address initiates a conver-
sion. The processor must then wait for the conversion cycle to
complete, since most integrated circuit ADCs take longer than
one instruction cycle to complete a conversion. Valid data can,
of course, only be read after the conversion is complete. The
AD674B and AD774B provide an output signal (STS) which
indicates when a conversion is in progress. This signal can be
polled by the processor by reading it through an external three-
state buffer (or other input port). The STS signal can also be
used to generate an interrupt upon completion of conversion if
the system timing requirements are critical and the processor
has other tasks to perform during the ADC conversion cycle.
Another possible time-out method is to assume that the ADC
will take its maximum conversion time to convert, and insert a
sufficient number of “no-op” instructions to ensure that this
amount of processor time is consumed.
Once conversion is complete, the data can be read. For convert-
ers with more data bits than are available on the bus, a choice of
data formats is required, and multiple read operations are
needed. The AD674B and AD774B include internal logic to
permit direct interface to 8-bit and 16-bit data buses, selected
by the 12/
8
input. In 16-bit bus applications (12/
8
high) the
data lines (DB11 through DB0) may be connected to either the
12 most significant or 12 least significant bits of the data bus.
The remaining four bits should be masked in software. The in-
terface to an 8-bit data bus (12/
8
low) is done in a left-justified
format. The even address (A
0
low) contains the 8 MSBs (DB11
through DB4). The odd address (A
0
high) contains the 4 LSBs
(DB3 through DB0) in the upper half of the byte, followed by
four trailing zeroes, thus eliminating bit masking instructions.
It is not possible to rearrange the output data lines for right-jus-
tified 8-bit bus interface.
DB11
DB9
DB8
DB7
DB6
DB5
DB4
DB3
DB2
DB1
DB0
(LSB)
0
0
0
0
D0
D7
XXX0
(EVEN ADDR)
XXX1
(ODD ADDR)
Figure 10. Data Format for 8-Bit Bus
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7750AN | Product-to-Frequency Converter |
| AD7750AR | Product-to-Frequency Converter |
| AD7751(中文) | Energy Metering IC with On-Chip Fault Detection(高精度容錯電子能量測量芯片) |
| AD7751 | Energy Metering IC with On-Chip Fault Detection(高精度容錯電子能量測量芯片) |
| AD7755(中文) | Energy Metering IC with Pulse Output(帶脈沖輸出的高精度電子能量測量芯片) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD774BAD | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| AD774BAR | 功能描述:IC ADC 12BIT W/BUFF REF 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD774BARZ | 功能描述:IC ADC 12BIT W/BUFF REF 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
| AD774BBD | 功能描述:IC ADC 12BIT W/BUFF REF 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。