參數(shù)資料
型號: AD7738BRU
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 8-Channel, High Throughput,
中文描述: 8-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28
封裝: MO-153AE, TSSOP-28
文件頁數(shù): 4/28頁
文件大?。?/td> 407K
代理商: AD7738BRU
REV. 0
–4–
AD7738
TIMING SPECIFICATIONS
1, 2, 3
(AV
DD
= 5 V
5%; DV
DD
= 2.7 V to 3.6 V or 5 V 5%; Input Logic 0 = 0 V, Logic 1 = DV
DD
unless otherwise noted.)
Parameter
Min
Typ
Max
Unit
Test Conditions/Comment
MASTER CLOCK RANGE
t
1
t
2
READ OPERATION
t
4
t
54
1
50
500
6.144
MHz
ns
ns
SYNC
Pulsewidth
RESET
Pulsewidth
0
ns
CS
Falling Edge to SCLK Falling Edge Setup Time
SCLK Falling Edge to Data Valid Delay
DV
DD
of 4.75 V to 5.25 V
DV
DD
of 2.7 V to 3.3 V
CS
Falling Edge to Data Valid Delay
DV
DD
of 4.75 V to 5.25 V
DV
DD
of 2.7 V to 3.3 V
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge after SCLK Rising Edge Hold Time
Bus Relinquish Time after SCLK Rising Edge
0
0
60
80
ns
ns
t
5A4, 5
0
0
50
50
0
10
60
80
ns
ns
ns
ns
ns
ns
t
6
t
7
t
8
t
96
80
WRITE OPERATION
t
11
t
12
t
13
t
14
t
15
t
16
0
30
25
50
50
0
ns
ns
ns
ns
ns
ns
CS
Falling Edge to SCLK Falling Edge Setup
Data Valid to SCLK Rising Edge Setup Time
Data Valid after SCLK Rising Edge Hold Time
SCLK High Pulsewidth
SCLK Low Pulsewidth
CS
Rising Edge after SCLK Rising Edge Hold Time
NOTES
1
Sample tested during initial release to ensure compliance.
2
All input signals are specified with tr = tf = 5 ns (10% to 90% of DV
DD
) and timed from a voltage level of 1.6 V.
3
See Figures 1 and 2.
4
These numbers are measured with the load circuit of Figure 3 and defined as the time required for the output to cross the V
OL
or V
OH
limits.
5
This specification is relevant only if CS goes low while SCLK is low.
6
These numbers are derived from the measured time taken by the data output to change 0.5 V when loaded with the circuit of Figure 3.
The measured number is then extrapolated back to remove effects of charging or discharging the 50 pF capacitor. This means that the times quoted in the timing
characteristics are the true bus relinquish times of the part and as such are independent of external bus loading capacitances.
Specifications are subject to change without notice.
相關(guān)PDF資料
PDF描述
AD7741 Low Cost, Single & Multi-Channel,Voltage-to-Frequency Converters(低成本,單通道,電壓-頻率轉(zhuǎn)換器)
AD7742 Low Cost, Single & Multi-Channel,Voltage-to-Frequency Converters(低成本,多通道,電壓-頻率轉(zhuǎn)換器)
AD7746ARUZ-REEL 24-Bit Capacitance-to-Digital Converter with Temperature Sensor
AD7745 24-Bit Capacitance-to-Digital Converter with Temperature Sensor
AD7745ARUZ 24-Bit Capacitance-to-Digital Converter with Temperature Sensor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7738BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 3.05Msps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel
AD7738BRU-REEL7 功能描述:IC ADC 24BIT 8CH SIG-DEL 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7738BRUZ 功能描述:IC ADC 24BIT 8-CH 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7738BRUZ 制造商:Analog Devices 功能描述:IC 24BIT ADC SMD 7738 TSSOP28
AD7738BRUZ-REEL 功能描述:IC ADC 24BIT 8CH SIG-DEL 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極