8 Bits Read/Write Register, Address 38h–3Fh, Default Value 00h The Mode register configures the part and deter" />
參數(shù)資料
型號: AD7738BRU
廠商: Analog Devices Inc
文件頁數(shù): 10/28頁
文件大?。?/td> 0K
描述: IC ADC 24BIT 8-CH 28-TSSOP
標準包裝: 50
位數(shù): 24
采樣率(每秒): 15.4k
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 100mW
電壓電源: 模擬和數(shù)字
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應(yīng)商設(shè)備封裝: 28-TSSOP
包裝: 管件
輸入數(shù)目和類型: 8 個單端,單極;8 個單端,雙極;4 個差分,單極;4 個差分,雙極
配用: EVAL-AD7738EBZ-ND - BOARD EVAL FOR AD7738
REV. 0
–18–
AD7738
Mode Register
8 Bits Read/Write Register, Address 38h–3Fh, Default Value 00h
The Mode register configures the part and determines the part’s operating mode. Writing to the Mode register will clear the ADC
Status register, set the
RDY pin to logic high level, exit all current operations, and start the mode specified by the Mode bits.
The AD7738 contains only one Mode register. The three LSBs of the address used for writing to the Mode register specify the channel
selected for operation determined by the MD2 to MD0 bits. The address 38h only must be used for reading from the Mode register.
Bit
Bit 7
Bit 6
Bit 5
Bit 4
Bit 3
Bit 2
Bit 1
Bit 0
Mnemonic
MD2
MD1
MD0
CLKDIS
DUMP
CONT RD
24/16 BIT
CLAMP
Default
0
Bit
Mnemonic
Description
7–5
MD2–MD0
Mode Bits. These three bits determine the AD7738 operation mode. Writing a new value to the Mode
bits will exit the part from the mode in which it has been operating and place it in the new requested
mode immediately. The function of the Mode bits is described in more detail below.
4
CLKDIS
Master Clock Output Disable. When this bit is set to 1 the master clock is disabled from appearing
at the MCLKOUT pin and the MCLKOUT pin is in a high impedance state. This allows turning off the
MCLKOUT as a power saving feature. When using an external clock on MCLKIN, the AD7738
continues to have internal clocks and will convert normally regardless of CLKDIS bit state. When using
a crystal oscillator or ceramic resonator across the MCLKIN and MCLKOUT pins, the AD7738 clock is
stopped and no conversions can take place when the CLKDIS bit is active. The AD7738 digital interface
can still be accessed using the SCLK pin.
3
DUMP
DUMP Mode. When this bit is reset to 0, the Channel Status register and Channel Data register will
be addressed and read separately. When the DUMP bit is set to 1, the Channel Status register will be followed
immediately by a read of the Channel Data register regardless of whether the Status or Data register
has been addressed through the Communication register. The Continuous Read mode will always be a
“Dump Mode” reading of the Channel Status and Data register regardless of the Dump Bit value. See the
Digital Interface Description section for more details.
2
CONT RD
When this bit is set to 1, the AD7738 will operate in the Continuous Read mode. See the Digital
Interface Description section for more details.
1
24/16 BIT
The Channel Data Register Data Width Selection Bit. When set to 1, the Channel Data registers will be
24 bits wide. When set to 0, then the Channel Data registers will be 16 bits wide.
0
CLAMP
This bit determines the Channel Data register’s value when the analog input voltage is outside the nominal
input voltage range. When the CLAMP bit is set to 1, the Channel Data register will be digitally clamped
either to all zeros or all ones when the analog input voltage goes outside the nominal input voltage range.
When the CLAMP bit is reset to 0, the Data registers reflect the analog input voltage even outside the
nominal voltage range. See the Analog Inputs Extended Voltage Range section.
MD2
MD1
MD0
Mode
Address Used for Mode Register Write Specify
000
Idle Mode
001Continuous Conversion Mode
The First Channel to Start Converting
010
Single Conversion Mode
Channel to Convert
011Power Down (Standby) Mode
100
ADC Zero-Scale Self Calibration
Channel Conversion Time Used for the ADC Self-Calibration
101For Future Use
110Channel Zero-Scale System Calibration
Channel to Calibrate
111Channel Full-Scale System Calibration
Channel to Calibrate
相關(guān)PDF資料
PDF描述
AD7739BRU IC ADC 24BIT 8-CH 24-TSSOP
AD7760BSVZ-REEL IC ADC 24BIT 2.5MSPS 64TQFP
AD7762BSVZ-REEL IC ADC 24BIT 625KSPS 64TQFP
AD7763BSVZ IC ADC 24BIT SRL 625KSPS 64TQFP
AD7764BRUZ-REEL7 IC ADC 24BIT S/D 312KSPS 28TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7738BRU-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 3.05Msps 24-bit Serial 28-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 15.437KSPS 24BIT SERL 28TSSOP - Tape and Reel
AD7738BRU-REEL7 功能描述:IC ADC 24BIT 8CH SIG-DEL 28TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7738BRUZ 功能描述:IC ADC 24BIT 8-CH 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端,單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6
AD7738BRUZ 制造商:Analog Devices 功能描述:IC 24BIT ADC SMD 7738 TSSOP28
AD7738BRUZ-REEL 功能描述:IC ADC 24BIT 8CH SIG-DEL 28TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極