參數(shù)資料
型號(hào): AD7730BRZ-REEL7
廠(chǎng)商: Analog Devices Inc
文件頁(yè)數(shù): 33/53頁(yè)
文件大?。?/td> 0K
描述: IC ADC BRDGE TRANSDCR 24SOIC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 24
通道數(shù): 1
功率(瓦特): 125mW
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 2.7 V ~ 5.25 V
封裝/外殼: 24-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 24-SOIC W
包裝: 標(biāo)準(zhǔn)包裝
其它名稱(chēng): AD7730BRZ-REEL7DKR
AD7730/AD7730L
–39–
configured for continuous read operation when interfacing to
the 8XC51. The serial clock on the 8XC51 idles high between data
transfers and therefore the POL input of the AD7730 should be
hardwired to a logic high. The 8XC51 outputs the LSB first in a
write operation while the AD7730 expects the MSB first so the
data to be transmitted has to be rearranged before being written
to the output serial register. Similarly, the AD7730 outputs the
MSB first during a read operation while the 8XC51 expects the
LSB first. Therefore, the data read into the serial buffer needs to
be rearranged before the correct data word from the AD7730 is
available in the accumulator.
SYNC
RESET
AD7730
POL
DATA OUT
DATA IN
SCLK
CS
P3.0
P3.1
8XC51
DVDD
Figure 21. AD7730 to 8XC51 Interface
AD7730 to ADSP-2103/ADSP-2105 Interface
Figure 22 shows an interface between the AD7730 and the
ADSP-2105 DSP processor. In the interface shown, the
RDY
bit of the Status Register is again monitored to determine when
the Data Register is updated. The alternative scheme is to use
an interrupt driven system, in which case the
RDY output is
connected to the
IRQ2 input of the ADSP-2105. The RFS and
TFS pins of the ADSP-2105 are configured as active low out-
puts and the ADSP-2105 serial clock line, SCLK, is also config-
ured as an output. The POL pin of the AD7730 is hardwired
low. Because the SCLK from the ADSP-2105 is a continuous
clock, the
CS of the AD7730 must be used to gate off the clock
once the transfer is complete. The
CS for the AD7730 is active
when either the
RFS or TFS outputs from the ADSP-2105 are
active. The serial clock rate on the ADSP-2105 should be lim-
ited to 3 MHz to ensure correct operation with the AD7730.
SYNC
RESET
AD7730
DATA OUT
DATA IN
SCLK
CS
DR
SCLK
ADSP-2105
DVDD
RFS
TFS
DT
POL
Figure 22. AD7730 to ADSP-2105 Interface
REV. B
相關(guān)PDF資料
PDF描述
VI-B6Y-IU-S CONVERTER MOD DC/DC 3.3V 132W
VE-J5H-MW-F1 CONVERTER MOD DC/DC 52V 100W
VE-J5F-MW-F4 CONVERTER MOD DC/DC 72V 100W
VI-B6W-IV-S CONVERTER MOD DC/DC 5.5V 150W
MAX9031AUK+T IC COMPARATOR VOLT SGL SOT23-5
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730L 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:Bridge Transducer ADC
AD7730LBR 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730LBR-REEL 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 600sps 24-bit Serial 24-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.6KSPS 24BIT SERL 24SOIC W - Tape and Reel
AD7730LBR-REEL7 功能描述:IC ADC TRANSDUCER BRIDGE 24SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730LBRU 功能描述:IC ADC TRANSDUCER BRIDGE 24TSSOP RoHS:否 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)