參數(shù)資料
型號: AD7730BNZ
廠商: Analog Devices Inc
文件頁數(shù): 15/53頁
文件大?。?/td> 0K
描述: IC ADC TRANSDUCER BRIDGE 24-DIP
標(biāo)準(zhǔn)包裝: 15
位數(shù): 24
通道數(shù): 1
功率(瓦特): 125mW
電壓 - 電源,模擬: 4.75 V ~ 5.25 V
電壓 - 電源,數(shù)字: 2.7 V ~ 5.25 V
封裝/外殼: 24-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 24-PDIP
包裝: 管件
產(chǎn)品目錄頁面: 778 (CN2011-ZH PDF)
配用: EVAL-AD7730LEBZ-ND - BOARD EVALUATION FOR AD7730
EVAL-AD7730EBZ-ND - BOARD EVAL FOR AD7730
AD7730/AD7730L
–22–
CALIBRATION OPERATION SUMMARY
The AD7730 contains a number of calibration options as outlined previously. Table XVII summarizes the calibration types, the
operations involved and the duration of the operations. There are two methods of determining the end of calibration. The first is to
monitor the hardware
RDY pin using either interrupt-driven or polling routines. The second method is to do a software poll of the
RDY bit in the Status Register. This can be achieved by setting up the part for continuous reads of the Status Register once a calibra-
tion has been initiated. The
RDY pin and RDY bit go high on initiating a calibration and return low at the end of the calibration
routine. At this time, the MD2, MD1, MD0 bits of the Mode Register have returned to 0, 0, 0. The FAST and SKIP bits are treated
as 0 for the calibration sequence so the full filter is always used for the calibration routines. See Calibration section for full detail.
Table XVII. Calibration Operations
MD2, MD1,
Duration to
RDY
Duration to
RDY
Calibration Type
MD0
Low (CHP = 1)
Low (CHP = 0)
Calibration Sequence
Internal Zero-Scale
1, 0, 0
22
× 1/Output Rate
24
× 1/Output Rate
Calibration on internal shorted input with PGA set for
selected input range. The ac bit is ignored for this calibra-
tion sequence. The sequence is performed with dc excitation.
The Offset Calibration Register for the selected channel is
updated at the end of this calibration sequence. For full self-
calibration, this calibration should be preceded by an Internal
Full-Scale calibration. For applications which require an
Internal Zero-Scale and System Full-Scale calibration, this
Internal Zero-Scale calibration should be performed first.
Internal Full-Scale
1, 0, 1
44
× 1/Output Rate
48
× 1/Output Rate
Calibration on internally-generated input full-scale with
PGA set for selected input range. The ac bit is ignored for
this calibration sequence. The sequence is performed with
dc excitation. The Gain Calibration Register for the
selected channel is updated at the end of this calibration
sequence. It is recommended that internal full-scale
calibrations are performed on the 80 mV range, regardless
of the subsequent operating range, to optimize the post-
calibration gain error. This calibration should be followed
by either an Internal Zero-Scale or System Zero-Scale
calibration. This zero-scale calibration should be
performed at the operating input range.
System Zero-Scale
1, 1, 0
22
× 1/Output Rate
24
× 1/Output Rate
Calibration on externally applied input voltage with PGA
set for selected input range. The input applied is assumed
to be the zero scale of the system. If ac = 1, the system
continues to use ac excitation for the duration of the
calibration. For full system calibration, this System Zero-
Scale calibration should be performed first. For applications
which require a System Zero-Scale and Internal Full-Scale
calibration, this calibration should be preceded by the
Internal Full-Scale calibration. The Offset Calibration
Register for the selected channel is updated at the end of
this calibration sequence.
System Full-Scale
1, 1, 1
22
× 1/Output Rate
24
× 1/Output Rate
Calibration on externally-applied input voltage with PGA
set for selected input range. The input applied is assumed
to be the full-scale of the system. If ac = 1, the system
continues to use ac excitation for the duration of the
calibration. This calibration should be preceded by a
System Zero-Scale or Internal Zero-Scale calibration. The
Gain Calibration Register for the selected channel is
updated at the end of this calibration sequence.
REV. B
相關(guān)PDF資料
PDF描述
VE-J5H-MW-F2 CONVERTER MOD DC/DC 52V 100W
AD7730BRZ-REEL7 IC ADC BRDGE TRANSDCR 24SOIC
VI-B6Y-IU-S CONVERTER MOD DC/DC 3.3V 132W
VE-J5H-MW-F1 CONVERTER MOD DC/DC 52V 100W
VE-J5F-MW-F4 CONVERTER MOD DC/DC 72V 100W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7730BR 功能描述:IC ADC BRIDGE TRANSDUCER 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730BR-REEL 功能描述:IC ADC TRANSDUCER BRIDGE 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730BR-REEL7 功能描述:IC ADC TRANSDUCER BRIDGE 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730BRU 功能描述:IC ADC BRIDGE TRANSDUCER 24TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模擬前端 (AFE) 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率(瓦特):- 電壓 - 電源,模擬:3 V ~ 3.6 V 電壓 - 電源,數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:32-QFN(5x5) 包裝:帶卷 (TR)
AD7730BRU422 制造商:AD 功能描述:New