- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1983 > AD7722ASZ (Analog Devices Inc)IC ADC 16BIT 195KSPS 44-MQFP PDF資料下載
參數(shù)資料
| 型號： | AD7722ASZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 195KSPS 44-MQFP |
| 標準包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 220k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 375mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-QFP |
| 供應(yīng)商設(shè)備封裝： | 44-MQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個差分，單極；1 個差分，雙極 |
REV. B
–10–
AD7722
SERIAL MODE PIN FUNCTION DESCRIPTIONS
Mnemonic
Pin No.
Description
DVAL/
RD
5Data Valid Logic Output. A logic high on DVAL indicates that the conversion result in the output
data register is an accurate digital representation of the analog voltage at the input to the -
modu-
lator. The DVAL pin is set low for 8,192 CLKIN cycles if the analog input is overranged and after
initiating CAL, SYNC, or RESET.
CFMT/
DRDY
4
Serial Clock Format Logic Input. The clock format pin selects whether the serial data, SDO, is valid
on the rising or falling edge of the serial clock, SCO. When CFMT is logic low, SDO is valid on the
falling edge of SCO if SFMT is low; SDO is valid on the rising edge of SCO if SFMT is high. When
CFMT is logic high, SDO is valid on the rising edge of SCO if SFMT is low; SDO is valid on the
falling edge of SCO if SFMT is high.
TSI/DB3
44
Time Slot Logic Input. The logic level on TSI sets the active state of the DOE pin. With TSI set
logic high, DOE will enable the SDO output buffer when it is a logic high, and vice versa. TSI is used
when two AD7722s are connected to the same serial data bus. When using a single ADC, connect
TSI to DGND.
DOE/DB4
43
Data Output Enable Logic Input. The DOE pin controls the three-state output buffer of the SDO
pin. The active state of DOE is determined by the logic level on the TSI pin. When the DOE logic
level equals the level on the TSI pin, the serial data output, SDO, is active. Otherwise, SDO will be
high impedance. SDO can be three-state after a serial data transmission by connecting DOE to FSO.
This input is useful when two AD7722s are connected to the same serial data bus. When using a
single ADC, to ensure SDO is active, connect DOE to DGND so that it equals the logic level of TSI.
SFMT/DB5
42
Serial Data Format Logic Input. The logic level on the SFMT pin selects the format of the FSO
signal. A logic low makes the FSO output a pulse one SCO cycle wide occurring every 32 SCO cycles.
With SFMT set to a logic high, the FSO signal is a frame pulse that is active low for the duration of
the 16 data bit transmission.
FSI/DB6
41
Frame Synchronization Logic Input. The FSI input is used to synchronize the AD7722 serial output
data register to an external source. When the falling edge of CLKIN detects a low-to-high transition,
the AD7722 interrupts the current data transmission, reloads the output serial shift register, resets
SCO, and transmits the conversion result. Synchronization starts immediately, and the next 127
conversions are invalid. In serial mode, DVAL remains high. FSI inputs applied synchronous to the
output data rate do not alter the serial data transmission. If FSI is tied to either a logic high or low,
the AD7722 will generate FSO outputs controlled by the logic level on SFMT.
SCO/DB7
40
Serial Data Clock Output. The serial clock output is synchronous to the CLKIN signal and has a
frequency one-half the CLKIN frequency. A data transmission frame is 32 SCO cycles long.
SDO/DB8
38
Serial Data Output. The serial data is shifted out MSB first, synchronous with the SCO. A serial
data transmission lasts 32 SCO cycles. After the LSB is output, trailing zeros are output for the
remaining 16 SCO cycles.
FSO/DB9
37
Frame Sync Output. This output indicates the beginning of a word transmission on the SDO pin.
Depending on the logic level of the SFMT pin, the FSO signal is either a positive pulse approximately
one SCO period wide or a frame pulse, which is active low for the duration of the 16 data bit trans-
mission (see Figure 4).
DGND/DB0
3
In serial mode, these pins should be tied to DGND.
DGND/DB1
2
DGND/DB2
1
DGND/DB10
36
DGND/DB11
35
DGND/DB12
34
DGND/DB13
33
DGND/DB14
32
DGND/DB15
31
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7723BSZ-REEL | IC ADC 16BIT SIGMA-DELTA 44MQFP |
| AD7725BSZ | IC ADC 16BIT PROG 44MQFP |
| AD7730BN | IC ADC TRANSDUCER BRIDGE 24-DIP |
| AD7731BN | IC ADC 24BIT SIGMA-DELTA 24-DIP |
| AD7732BRU | IC ADC 24BIT 2-CH 28-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7722CSZ | 制造商:Analog Devices 功能描述: |
| AD7723 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 1.2 MSPS CMOS, Sigma-Delta ADC |
| AD7723BS | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 19.2Msps 16-bit Parallel/Serial 44-Pin MQFP 制造商:Analog Devices 功能描述:Analog-Digital Converter IC Number of Bi |
| AD7723BS-REEL | 制造商:Analog Devices 功能描述:Single ADC Delta-Sigma 19.2Msps 16-bit Parallel/Serial 44-Pin MQFP T/R |
| AD7723BSZ | 功能描述:IC ADC 16BIT SIGMA-DELTA 44MQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。