參數(shù)資料
型號: AD7718BR
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: 8-/10-Channel, Low Voltage, Low Power, ADCs
中文描述: 10-CH 24-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDSO28
封裝: PLASTIC, SOIC-28
文件頁數(shù): 35/44頁
文件大?。?/td> 339K
代理商: AD7718BR
REV. 0
AD7708/AD7718
–35–
AD7708/AD7718 to 68HC11 Interface
Figure 19 shows an interface between the AD7708/AD7718 and
the 68HC11 microcontroller. The diagram shows the minimum
(3-wire) interface with
CS
on the AD7708/AD7718 hardwired
low. In this scheme, the RDY bit of the Status Register is
monitored to determine when the Data Register is updated.
An alternative scheme, which increases the number of inter-
face lines to four, is to monitor the
RDY
output line from the
AD7708/AD7718. The monitoring of the
RDY
line can be done
in two ways. First,
RDY
can be connected to one of the 68HC11’s
port bits (such as PC0), which is configured as an input. This
port bit is then polled to determine the status of
RDY
. The
second scheme is to use an interrupt driven system, in which
case the
RDY
output is connected to the IRQ input of the
68HC11. For interfaces that require control of the
CS
input on
the AD7708/AD7718, one of the port bits of the 68HC11 (such
as PC1), which is configured as an output, can be used to drive
the
CS
input.
68HC11
V
DD
SS
SCK
MISO
MOSI
RESET
SCLK
CS
DIN
DOUT
V
DD
AD7708/
AD7718
Figure 19. AD7708/AD7718-to-68HC11 Interface
The 68HC11 is configured in the master mode with its CPOL
bit set to a Logic 1 and its CPHA bit set to a Logic 1. When the
68HC11 is configured like this, its SCLK line idles high between
data transfers. The AD7708/AD7718 is not capable of full duplex
operation. If the AD7708/AD7718 is configured for a write
operation, no data appears on the DOUT lines even when the
SCLK input is active. Similarly, if the AD7708/AD7718 is config-
ured for a read operation, data presented to the part on the DIN
line is ignored even when SCLK is active.
AD7708/AD7718-to-8051 Interface
An interface circuit between the AD7708/AD7718 and the
8XC51 microcontroller is shown in Figure 20. The diagram
shows the minimum number of interface connections with
CS
on the AD7708/AD7718 hardwired low. In the case of the
8XC51 interface the minimum number of interconnects is just
two. In this scheme, the RDY bit of the Status Register is
monitored to determine when the Data Register is updated. The
alternative scheme, which increases the number of interface
lines to three, is to monitor the
RDY
output line from the
AD7708/AD7718. The monitoring of the
RDY
line can be done
in two ways. First,
RDY
can be connected to one of the 8XC51’s
port bits (such as P1.0) which is configured as an input. This
port bit is then polled to determine the status of
RDY
. The
second scheme is to use an interrupt-driven system, in which
case the
RDY
output is connected to the INT1 input of the
8XC51. For interfaces that require control of the
CS
input on
the AD7708/AD7718, one of the port bits of the 8XC51 (such
as P1.1), which is configured as an output, can be used to drive
the
CS
input. The 8XC51 is configured in its Mode 0 serial
interface mode. Its serial interface contains a single data line. As
a result, the DOUT and DIN pins of the AD7708/AD7718 should
be connected together with a 10 k
pull-up resistor. The serial
clock on the 8XC51 idles high between data transfers. The
8XC51 outputs the LSB first in a write operation, while the
AD7708/AD7718 expects the MSB first so the data to be trans-
mitted has to be rearranged before being written to the output
serial register. Similarly, the AD7708/AD7718 outputs the MSB
first during a read operation while the 8XC51 expects the LSB
first. Therefore, the data read into the serial buffer needs to be
rearranged before the correct data word from the AD7708/
AD7718 is available in the accumulator.
DV
DD
8XC51
AD7708/
AD7718
P3.0
P3.1
RESET
SCLK
CS
DIN
DOUT
DV
DD
10k
Figure 20. AD7708/AD7718-to-8XC51 Interface
相關(guān)PDF資料
PDF描述
AD7718BRU 8-/10-Channel, Low Voltage, Low Power, ADCs
AD7709BR 16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port
AD7709BRU LGE Kit Series; Functions: Continuous light; Rated Voltage: 120V AC; Style: Power Unit; Diameter: 100; Applicable Model: LGE
AD7709 16-Bit Sigma Delta ADC with Current Sources, Switchable Reference Inputs and I/O Port
AD7712EB LC 2 MOS Signal Conditioning ADC(229.08 k)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7718BR-REEL 功能描述:IC ADC 24BIT R-R 8/10CH 28-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7718BR-REEL7 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 1.365ksps 24-bit Serial 28-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 1.365KSPS 24BIT SERL 28SOIC W - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:4/5 CHNL DIFF OR 8/10 CHNL 24-BIT ADC - Tape and Reel
AD7718BRU 功能描述:IC ADC 24BIT R-R 8/10CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端,單極;1 個單端,雙極
AD7718BRU-REEL 功能描述:IC ADC 24BIT R-R 8/10CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率(每秒):45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散(最大):315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC(0.295",7.50mm 寬) 供應商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端,單極
AD7718BRU-REEL7 功能描述:IC ADC 24BIT R-R 8/10CH 28-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-