- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7715AN-3 (ANALOG DEVICES INC) 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC PDF資料下載
參數(shù)資料
| 型號： | AD7715AN-3 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| 中文描述： | 1-CH 16-BIT DELTA-SIGMA ADC, SERIAL ACCESS, PDIP16 |
| 封裝： | 0.300 INCH, PLASTIC, MS-001AB, DIP-16 |
| 文件頁數(shù)： | 14/31頁 |
| 文件大?。?/td> | 474K |
| 代理商： | AD7715AN-3 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁當前第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁
REV. C
AD7715
–14–
CALIBRATION SEQUENCES
The AD7715 contains a number of calibration options as outlined previously. Table XIII summarizes the calibration types, the op-
erations involved and the duration of the operations. There are two methods of determining the end of calibration. The first is to
monitor when
DRDY
returns low at the end of the sequence.
DRDY
not only indicates when the sequence is complete but also that
the part has a valid new sample in its data register. This valid new sample is the result of a normal conversion which follows the cali-
bration sequence. The second method of determining when calibration is complete is to monitor the MD1 and MD0 bits of the
Setup Register. When these bits return to 0, 0 following a calibration command, it indicates that the calibration sequence is com-
plete. This method does not give any indication of there being a valid new result in the data register. However, it gives an earlier
indication than
DRDY
that calibration is complete. The duration to when the Mode Bits (MD1 and MD0) return to 0, 0 represents
the duration of the calibration carried out. The sequence to when
DRDY
goes low also includes a normal conversion and a pipeline
delay, t
P
, to correctly scale the results of this first conversion. t
P
will never exceed 2000
×
t
CLK IN
. The time for both methods is given
in the table.
Table XIII. Calibration Sequences
Calibration Type
MD1, MD0
Calibration Sequence
Duration to Mode Bits
6
×
1/Output Rate
Duration to
DRDY
9
×
1/Output Rate + t
P
Self Calibration
0, 1
Internal ZS Cal @ Selected Gain +
Internal FS Cal @ Selected Gain
ZS Cal on AIN @ Selected Gain
FS Cal on AIN @ Selected Gain
ZS System Calibration
FS System Calibration
1, 0
1, 1
3
×
1/Output Rate
3
×
1/Output Rate
4
×
1/Output Rate + t
P
4
×
1/Output Rate + t
P
CIRCUIT DESCRIPTION
The AD7715 is a sigma-delta A/D converter with on-chip digital
filtering, intended for the measurement of wide dynamic range,
low frequency signals such as those in industrial control or pro-
cess control applications. It contains a sigma-delta (or charge-
balancing) ADC, a calibration microcontroller with on-chip
static RAM, a clock oscillator, a digital filter and a bidirectional
serial communications port. The part consumes only 450
μ
A of
power supply current, making it ideal for battery-powered or
loop-powered instruments. The part comes in two versions, the
AD7715-5 which is specified for operation from a nominal
+5V analog supply (AV
DD
) and the AD7715-3 which is speci-
fied for operation from a nominal +3.3V analog supply. Both
versions can be operated with a digital supply (DV
DD
) voltage of
+3.3V or +5V.
The part contains a programmable-gain fully differential analog
input channel. The selectable gains on this input are 1, 2, 32
and 128 allowing the part to accept unipolar signals of between
0 mV to +20mV and 0 V to +2.5V or bipolar signals in the
range from
±
20mV to
±
2.5V when the reference input voltage
equals +2.5V. With a reference voltage of +1.25V, the input
ranges are from 0 mV to +10mV to 0 V to +1.25V in unipolar
mode and from
±
10mV to
±
1.25 V in bipolar mode. Note that
the bipolar ranges are with respect to AIN(–) and not with re-
spect to AGND.
The input signal to the analog input is continuously sampled at
a rate determined by the frequency of the master clock,
MCLKIN, and the selected gain. A charge-balancing A/D
converter (sigma-delta modulator) converts the sampled signal
into a digital pulse train whose duty cycle contains the digital
information. The programmable gain function on the analog
input is also incorporated in this sigma-delta modulator with the
input sampling frequency being modified to give the higher
gains. A sinc
3
digital low-pass filter processes the output of the
sigma-delta modulator and updates the output register at a rate
determined by the first notch frequency of this filter. The out-
put data can be read from the serial port randomly or periodi-
cally at any rate up to the output register update rate. The first
notch of this digital filter (and hence its –3dB frequency) can be
programmed via the Setup Register bits FS0 and FS1. With a
master clock frequency of 2.4576MHz, the programmable
range for this first notch frequency is from 50Hz to 500Hz
giving a programmable range for the –3dB frequency of
13.1Hz to 131Hz. With a master clock frequency of 1MHz,
the programmable range for this first notch frequency is from
20Hz to 200Hz giving a programmable range for the –3dB
frequency of 5.24Hz to 52.4Hz.
The basic connection diagram for the AD7715-5 is shown in
Figure 2. This shows both the AV
DD
and DV
DD
pins of the
AD7715 being driven from the analog +5V supply. Some
applications will have AV
DD
and DV
DD
driven from separate
supplies. An AD780, precision +2.5 V reference, provides the
reference source for the part. On the digital side, the part is
configured for three-wire operation with
CS
tied to DGND. A
quartz crystal or ceramic resonator provides the master clock
source for the part. In most cases, it will be necessary to connect
capacitors on the crystal or resonator to ensure that it does
not oscillate at overtones of its fundamental operating fre-
quency. The values of capacitors will vary depending on the
manufacturer’s specifications.
相關PDF資料 |
PDF描述 |
|---|---|
| AD7715AN-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715AR-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715AR-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715* | 3 V/5 V. 450 uA 16-Bit. Sigma-Delta ADC |
| AD7715ACHIPS-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7715AN-5 | 功能描述:IC ADC 16BIT 5V 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7715ANZ-3 | 功能描述:IC ADC 16BIT SIGMA-DELTA 16DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7715ANZ-31 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 450 ??A 16-Bit, Sigma-Delta ADC |
| AD7715ANZ-5 | 功能描述:IC ADC 16BIT 5V 16-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤 供應商設備封裝:24-VQFN 裸露焊盤（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類型:8 個單端，單極 產(chǎn)品目錄頁面:892 (CN2011-ZH PDF) 其它名稱:296-25851-6 |
| AD7715ANZ-5 | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。