- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7714 (Analog Devices, Inc.) Signal Conditioning ADC(信號調(diào)節(jié)A/D轉(zhuǎn)換器) PDF資料下載
參數(shù)資料
| 型號： | AD7714 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | Signal Conditioning ADC(信號調(diào)節(jié)A/D轉(zhuǎn)換器) |
| 中文描述： | 信號調(diào)理模數(shù)轉(zhuǎn)換器（信號調(diào)節(jié)的A / D轉(zhuǎn)換器） |
| 文件頁數(shù)： | 17/40頁 |
| 文件大?。?/td> | 321K |
| 代理商： | AD7714 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當(dāng)前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
2
AD7714
REV. C
–17–
Filter Registers. Power On/Reset Status: Filter High Register: 01Hex. Filter Low Register: 40Hex.
There are two 8-bit Filter Registers on the AD7714 from which data can either be read or to which data can be written. Tables IX
and X outline the bit designations for the Filter Registers.
Table IX. Filter High Register (RS2–RS0 = 0, 1, 0)
B
/U
WL
BST
ZERO
FS11
FS10
FS9
FS8
A Versions
B
/U
WL
BST
CLKDIS
FS11
FS10
FS9
FS8
Y Versions
Table X. Filter Low Register (RS2–RS0 = 0, 1, 1)
FS7
FS6
FS5
FS4
FS3
FS2
FS1
FS0
All Versions
B
/U
Bipolar/Unipolar Operation. A 0 in this bit selects Bipolar Operation. This is the default (Power-On or RESET)
status of this bit. A 1 in this bit selects unipolar operation.
Word Length. A 0 in this bit selects 16-bit word length when reading from the data register (i.e.,
DRDY
returns
high after 16 serial clock cycles in the read operation). This is the default (Power-On or RESET) status of this
bit. A 1 in this bit selects 24-bit word length.
Current Boost. A 0 in this bit reduces the current taken by the analog front end. When the part is operated with
f
CLK IN
= 1MHz or at gains of 1 to 4 with f
CLK IN
= 2.4576MHz, this bit should be 0 to reduce the current
drawn from AV
DD
, although the device will operate just as well with this bit at a 1. When the AD7714 is oper-
ated at gains of 8 to 128 with f
CLK IN
= 2.4576MHz, this bit
must be
1 to ensure correct operation of the
device. The Power-On or RESET status of this bit is 0.
To ensure correct operation of the A Versions of the part, a 0
must be
written to this bit.
Master Clock Disable Bit. A Logic 1 in this bit disables the master clock from appearing at the MCLKOUT
pin. When disabled, the MCLKOUT pin is forced low. This feature allows the user the flexibility of using the
MCLKOUT as a clock source for other devices in the system or for turning off the MCLKOUT as a power
saving feature. When using an external master clock or the MCLKIN pin, the AD7714 continues to have inter-
nal clocks and will convert normally with its CLKDIS bit active. When using a crystal oscillator or ceramic
resonator across the MCLK IN or MCLKOUT pins, the AD7714 clock is stopped and no conversions take
place when the CLKDIS bit is active.
Filter Selection. The on-chip digital filter provides a Sinc
3
(or (Sinx/x)
3
) filter response. The 12 bits of data
programmed into these bits determine the filter cut-off frequency, the position of the first notch of the filter and
the data rate for the part. In association with the gain selection, it also determines the output noise (and hence
the effective resolution) of the device.
The first notch of the filter occurs at a frequency determined by the relationship:
filter first notch frequency =(f
CLKIN
/128)/code
where
code
is the decimal equivalent of the code in bits FS0 to FS11 and is in the range 19 to 4,000. With the
nominal f
CLK IN
of 2.4576MHz, this results in a first notch frequency range from 4.8Hz to 1.01kHz. To
ensure correct operation of the AD7714, the value of the code loaded to these bits must be within this range.
Failure to do this will result in unspecified operation of the device.
Changing the filter notch frequency, as well as the selected gain, impacts resolution. Tables I through IV show
the effect of the filter notch frequency and gain on the effective resolution of the AD7714. The output data rate
(or effective conversion time) for the device is equal to the frequency selected for the first notch of the filter. For
example, if the first notch of the filter is selected at 50Hz then a new word is available at a 50 Hz rate or every
20ms. If the first notch is at 1kHz, a new word is available every 1ms.
The settling time of the filter to a full-scale step input change is worst case 4
×
1/(output data rate). For
example, with the first filter notch at 50Hz, the settling time of the filter to a full-scale step input change is
80ms max. This settling time can be reduced to 3
×
1/(output data rate) by synchronizing the step input
change to a reset of the digital filter. In other words, if the step input takes place with the
SYNC
input low or
the FSYNC bit high, the settling time will be 3
×
1/(output data rate) from when
SYNC
returns high or
FSYNC returns low. If a change of channel takes place, the settling time is 3
×
1/(output data rate) regardless of
the
SYNC
or FSYNC status as the part issues an internal
SYNC
command when requested to change channels.
The –3 dB frequency is determined by the programmed first notch frequency according to the relationship:
filter –3 dB frequency = 0.262
×
filter first notch frequency.
WL
BST
ZERO
CLKDIS
FS11–FS0
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7715ARU-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715ARU-5 | AB 4C 4#12 PIN RECP |
| AD7715AN-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715AN-5 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
| AD7715AR-3 | 3 V/5 V, 450 uA 16-Bit, Sigma-Delta ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7714ACHIPS-3 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| AD7714ACHIPS-5 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, CMOS, 500 uA Signal Conditioning ADC |
| AD7714AN-3 | 制造商:Rochester Electronics LLC 功能描述:24-BIT SIGMA DELTA A/D IC - Bulk 制造商:Analog Devices 功能描述: |
| AD7714AN5 | 制造商:ANA 功能描述:24 BIT, 1KSPS, DIP 24 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。