- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7712EB (Analog Devices, Inc.) LC 2 MOS Signal Conditioning ADC(229.08 k) PDF資料下載
參數(shù)資料
| 型號： | AD7712EB |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | LC 2 MOS Signal Conditioning ADC(229.08 k) |
| 中文描述： | 立法會二馬鞍山信號調(diào)理模數(shù)轉(zhuǎn)換器（229.08十一） |
| 文件頁數(shù)： | 24/28頁 |
| 文件大?。?/td> | 229K |
| 代理商： | AD7712EB |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁
REV. E
–24–
AD7712
NO
YES
BRING
RFS
LOW
3
3
REVERSE
ORDER OF BITS
BRING
RFS
HIGH
POLL
DRDY
CONFIGURE &
INITIALIZE
m
C/
m
P
SERIAL PORT
DRDY
LOW
BRING
RFS
,
TFS
HIGH
READ
SERIAL BUFFER
START
Figure 16. Flowchart for Continuous Read Operations to
the AD7712
The flowchart for Figure 17 is for a single 24-bit write operation
to the AD7712 control or calibration registers. This shows data
being transferred from data memory to the accumulator before
being written to the serial buffer. Some microprocessor systems
will allow data to be written directly to the serial buffer from
data memory. The writing of data to the serial buffer from the
accumulator will generally consist of either two or three write
operations, depending on the size of the serial buffer.
The flowchart also shows the option of the bits being reversed
before being written to the serial buffer. This depends on
whether the first bit transmitted by the microprocessor is the
MSB or the LSB. The AD7712 expects the MSB as the first bit
in the data stream. In cases where the data is being read or
being written in bytes and the data has to be reversed, the bits
will have to be reversed for every byte.
SIMPLIFYING THE EXTERNAL CLOCKING MODE
INTERFACE
In many applications, the user may not require the facility of
writing to the on-chip calibration registers. In this case, the
serial interface to the AD7712 in external clocking mode can be
simplified by connecting the
TFS
line to the A0 input of the
AD7712 (see Figure 15). This means that any write to the de-
vice will load data to the control register (since A0 is low while
TFS
is low) and any read to the device will access data from the
output data register or from the calibration registers (since A0 is
high while
RFS
is low). It should be noted that in this arrange-
ment the user does not have the capability of reading from the
control register.
AD7712
SDATA
SCLK
TFS
A0
FOUR INTER-
FACE LINES
RFS
Figure 15. Simplified Interface with
TFS
Connected to A0
Another method of simplifying the interface is to generate the
TFS
signal from an inverted
RFS
signal. However, generating
the signals the opposite way around (
RFS
from an inverted
TFS
) will cause writing errors.
MICROCOMPUTER/MICROPROCESSOR INTERFACING
The AD7712’s flexible serial interface allows for easy interface
to most microcomputers and microprocessors. Figure 16 shows
a flowchart diagram for a typical programming sequence for
reading data from the AD7712 to a microcomputer while Figure
17 shows a flowchart diagram for writing data to the AD7712.
Figures 18, 19 and 20 show some typical interface circuits.
The flowchart of Figure 16 is for continuous read operations
from the AD7712 output register. In the example shown, the
DRDY
line is continuously polled. Depending on the micropro-
cessor configuration, the
DRDY
line may come to an interrupt
input in which case the
DRDY
will automatically generate an
interrupt without being polled. The reading of the serial buffer
could be anything from one read operation up to three read
operations (where 24 bits of data are read into an 8-bit serial
register). A read operation to the control/calibration registers is
similar, but in this case the status of
DRDY
can be ignored. The
A0 line is brought low when the
RFS
line is brought low when
reading from the control register.
The flowchart also shows the bits being reversed after they have
been read in from the serial port. This depends on whether the
microprocessor expects the MSB of the word first or the LSB of
the word first. The AD7712 outputs the MSB first.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7712AN | LC2MOS Signal Conditioning ADC |
| AD7712AQ | LC2MOS Signal Conditioning ADC |
| AD7712AR | LC2MOS Signal Conditioning ADC |
| AD7712SQ | LC2MOS Signal Conditioning ADC |
| AD7712* | Rail-to-Rail, Very Low Noise Universal Dual Filter Building Block; Package: SSOP; No of Pins: 16; Temperature Range: 0°C to +70°C |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7712SQ | 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:24 BIT SIGMA DELTA ADC IC - Bulk |
| AD7713 | 制造商:AD 制造商全稱:Analog Devices 功能描述:LC2MOS Loop-Powered Signal Conditioning ADC |
| AD7713AN | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7713ANZ | 功能描述:IC ADC 24BIT SIGMA-DELTA 24-DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。