- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373914 > AD7707 (Analog Devices, Inc.) ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75% PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7707 |
| 廠商： | Analog Devices, Inc. |
| 英文描述： | ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75% |
| 中文描述： | 3 V / 5號(hào)第五，1毫瓦3 -10 V輸入范圍通道16位Σ-Δ模數(shù)轉(zhuǎn)換器 |
| 文件頁數(shù)： | 7/40頁 |
| 文件大?。?/td> | 316K |
| 代理商： | AD7707 |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
REV. A
AD7707
–7–
PIN FUNCTION DESCRIPTIONS
Pin No.
Mnemonic
Function
1
SCLK
Serial Clock. Schmitt-Triggered Logic Input. An external serial clock is applied to this input to
access serial data from the AD7707. This serial clock can be a continuous clock with all data
transmitted in a continuous train of pulses. Alternatively, it can be a noncontinuous clock with
the information being transmitted to the AD7707 in smaller batches of data.
Master Clock signal for the device. This can be provided in the form of a crystal/resonator or
external clock. A crystal/resonator can be tied across the MCLK IN and MCLK OUT pins.
Alternatively, the MCLK IN pin can be driven with a CMOS-compatible clock and MCLK
OUT left unconnected. The part can be operated with clock frequencies in the range 500kHz to
5 MHz.
When the master clock for the device is a crystal/resonator, the crystal/resonator is connected
between MCLK IN and MCLKOUT. If an external clock is applied to MCLK IN, MCLK
OUT provides an inverted clock signal. This clock can be used to provide a clock source for
external circuitry and is capable of driving one CMOS load. If the user does not require it, this
MCLK OUT can be turned off via the CLK DIS bit of the Clock Register. This ensures that the
part is not wasting unnecessary power driving capacitive loads on MCLK OUT.
Chip Select. Active low Logic Input used to select the AD7707. With this input hard-wired low,
the AD7707 can operate in its three-wire interface mode with SCLK, DIN and DOUT used to
interface to the device.
CS
can be used to select the device in systems with more than one device
on the serial bus or as a frame synchronization signal in communicating with the AD7707.
Logic Input. Active low input that resets the control logic, interface logic, calibration coeffi-
cients, digital filter and analog modulator of the part to power-on status.
Analog Supply Voltage, +2.7 V to +5.25 V operation.
Low Level Analog Input Channel 1. This is used as a pseudo-differential input with respect to
LOCOM.
COMMON Input for low level input channels. Analog inputs on AIN1 and AIN2 must be refer-
enced to this input.
Low Level Analog Input Channel 2. This is used as a pseudo-differential input with respect to
LOCOM.
Single-Ended High Level Analog Input Channel with respect to HICOM.
COMMON Input for high level input channel. Analog input on AIN3 must be referenced to
this input.
VBIAS is used to level shift the high level input channel signal. This signal is used to ensure that
the AIN(+) and AIN(–) signals seen by the internal modulator are within its common-mode
range. VBIAS is normally connected to 2.5 V when AV
DD
= 5 V and 1.225 V when AV
DD
= 3 V.
Reference Input. Positive input of the differential reference input to the AD7707. The reference
input is differential with the provision that REF IN(+) must be greater than REF IN(–).
REFIN(+) can lie anywhere between AV
DD
and AGND.
2
MCLK IN
3
MCLK OUT
4
CS
5
RESET
6
7
AV
DD
AIN1
8
LOCOM
9
AIN2
10
11
AIN3
HICOM
12
VBIAS
13
REF IN(+)
PIN CONFIGURATION
TOP VIEW
(Not to Scale)
20
19
18
17
16
15
14
13
12
11
1
2
3
4
5
6
7
8
9
10
AD7707
AIN3
AIN2
LOCOM
MCLK IN
MCLK OUT
CS
AIN1
AV
DD
RESET
HICOM
VBIAS
REF IN(+)
DV
DD
DIN
DOUT
REF IN(–)
AGND
DRDY
SCLK
DGND
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7707EB | 3 V/5 V 610 V Input Range 1 mW 3-Channel 16-Bit Sigma-Delta ADC(316.51 k) |
| AD7708BR | Shaft; Style: 2 - light; Applicable Model: LE-P / LEL-W |
| AD7708BRU | 8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7708 | 8-/10-Channel, Low Voltage, Low Power, ADCs |
| AD7718 | 8-/10-Channel, Low Voltage, Low Power, ADCs |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7707BR | 功能描述:IC ADC 16BIT 3CH 20-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7707BR-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 500sps 16-bit Serial 20-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.5KSPS 16BIT SERL 20SOIC W - Tape and Reel |
| AD7707BR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 500sps 16-bit Serial 20-Pin SOIC W T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.5KSPS 16BIT SERL 20SOIC W - Tape and Reel |
| AD7707BRU | 功能描述:IC ADC 16BIT 3CH 20-TSSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7707BRU-REEL | 制造商:Analog Devices 功能描述:ADC Single Delta-Sigma 500sps 16-bit Serial 20-Pin TSSOP T/R 制造商:Analog Devices 功能描述:ADC SGL DELTA-SIGMA 0.5KSPS 16BIT SERL 20TSSOP - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。