參數(shù)資料
型號(hào): AD7705BRZ-REEL7
廠商: Analog Devices Inc
文件頁(yè)數(shù): 5/44頁(yè)
文件大?。?/td> 0K
描述: IC ADC 16BIT 2CHAN 16SOIC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 16
采樣率(每秒): 500
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 1mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC W
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 2 個(gè)差分,單極;2 個(gè)差分,雙極
其它名稱: AD7705BRZ-REEL7DKR
AD7705/AD7706
Rev. C | Page 13 of 44
OUTPUT NOISE (3 V OPERATION)
Table 7 shows the AD7705/AD7706 output rms noise for the
selectable notch and 3 dB frequencies for the parts, as selected
by FS0 and FS1 of the clock register. The numbers given are for
the bipolar input ranges with a VREF of 1.225 V and a VDD = 3 V.
These numbers are typical and are generated at an analog input
voltage of 0 V with the parts used in either buffered or unbuffered
mode. Table 8 shows the output peak-to-peak noise for the
selectable notch and 3 dB frequencies for the parts.
Note that these numbers represent the resolution for which
there is no code flicker. They are not calculated based on rms
noise, but on peak-to-peak noise. The numbers given are for
bipolar input ranges with a VREF of 1.225 V for either buffered or
unbuffered mode. These numbers are typical and are rounded
to the nearest LSB. The numbers apply for the CLKDIV bit of
the clock register set to 0.
Table 7. Output RMS Noise vs. Gain and Output Update Rate @ 3 V
Typical Output RMS Noise in μV
Filter First
Notch and
O/P Data Rate
3 dB
Frequency
Gain of 1
Gain of 2
Gain of 4
Gain of 8
Gain of 16
Gain of 32
Gain of 64
Gain of 128
MCLK IN = 2.4576 MHz
50 Hz
13.1 Hz
3.8
2.4
1.5
1.3
1.1
1.0
0.9
60 Hz
15.72 Hz
5.1
2.9
1.7
1.5
1.2
1.0
0.9
250 Hz
65.5 Hz
50
25
14
9.9
5.1
2.6
2.3
2.0
500 Hz
131 Hz
270
135
65
41
22
9.7
5.1
3.3
MCLK IN = 1 MHz
20 Hz
5.24 Hz
3.8
2.4
1.5
1.3
1.1
1.0
0.9
25 Hz
6.55 Hz
5.1
2.9
1.7
1.5
1.2
1.0
0.9
100 Hz
26.2 Hz
50
25
14
9.9
5.1
2.6
2.3
2.0
200 Hz
52.4 Hz
270
135
65
41
22
9.7
5.1
3.3
Table 8. Peak-to-Peak Resolution vs. Gain and Output Update Rate @ 3 V
Typical Peak-to-Peak Resolution in Bits
Filter First
Notch and
O/P Data Rate
3 dB
Frequency
Gain of 1
Gain of 2
Gain of 4
Gain of 8
Gain of 16
Gain of 32
Gain of 64
Gain of 128
MCLK IN = 2.4576 MHz
50 Hz
13.1 Hz
16
15
14
13
12
60 Hz
15.72 Hz
16
15
14
13
12
250 Hz
65.5 Hz
13
12
11
500 Hz
131 Hz
10
MCLK IN = 1 MHz
20 Hz
5.24 Hz
16
15
14
13
12
25 Hz
6.55 Hz
16
15
14
13
12
100 Hz
26.2 Hz
13
12
11
200 Hz
52.4 Hz
10
相關(guān)PDF資料
PDF描述
MS27467T15F18PA CONN PLUG 18POS STRAIGHT W/PINS
D38999/20JG75BN CONN HSG RCPT 4POS WALL MT SCKT
D38999/26MB99SNLC CONN HSG PLUG 7POS STRGHT SCKT
AD7888BR-REEL7 IC ADC 12BIT 8CHAN SRL 16SOIC
D38999/26WG11AB CONN HSG PLUG 11POS STRGHT PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7705BRZ-REEL71 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
AD7705EB 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V 1 mW 2-/3-Channel 16-Bit Sigma-Delta ADCs(264.12 k)
AD7706 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706BN 功能描述:IC ADC 16BIT 3CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-