AIN Input Sampling Rate, fS<" />
參數(shù)資料
型號: AD7705BRZ-REEL7
廠商: Analog Devices Inc
文件頁數(shù): 41/44頁
文件大?。?/td> 0K
描述: IC ADC 16BIT 2CHAN 16SOIC
標(biāo)準(zhǔn)包裝: 1
位數(shù): 16
采樣率(每秒): 500
數(shù)據(jù)接口: DSP,MICROWIRE?,QSPI?,串行,SPI?
轉(zhuǎn)換器數(shù)目: 1
功率耗散(最大): 1mW
電壓電源: 單電源
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 16-SOIC(0.295",7.50mm 寬)
供應(yīng)商設(shè)備封裝: 16-SOIC W
包裝: 標(biāo)準(zhǔn)包裝
輸入數(shù)目和類型: 2 個差分,單極;2 個差分,雙極
其它名稱: AD7705BRZ-REEL7DKR
AD7705/AD7706
Rev. C | Page 6 of 44
Parameter
B Version1
Unit
Conditions/Comments
AIN Input Sampling Rate, fS
Gain × fCLKIN/64
For gains of 1 to 4
fCLKIN/8
For gains of 8 to 128
Reference Input Range
REF IN(+) REF IN() Voltage
1/1.75
V min/V max
VDD = 2.7 V to 3.3 V
VREF = 1.225 ± 1% for specified performance
REF IN(+) REF IN() Voltage
1/3.5
V min/V max
VDD = 4.75 V to 5.25 V
VREF = 2.5 ± 1% for specified performance
REF IN Input Sampling Rate, fS
fCLKIN/64
LOGIC INPUTS
Input Current
All Inputs, Except MCLK IN
±1
μA max
Typically ±20 nA
MCLK IN
±10
μA max
Typically ±2 μA
All Inputs, Except SCLK and MCLK IN
Input Low Voltage, VINL
0.8
V max
VDD = 5 V
0.4
V max
VDD = 3 V
Input High Voltage, VINH
2.0
V min
VDD = 3 V and 5 V
SCLK Only (Schmitt-Triggered Input)
VDD = 5 V nominal
VT+
1.4/3
V min/V max
VT
0.8/1.4
V min/V max
VT+ VT
0.4/0.8
V min/V max
SCLK Only (Schmitt-Triggered Input)
VDD = 3 V nominal
VT+
1/2
V min/V max
VT
0.4/1.1
V min/V max
VT+ VT
0.375/0.8
V min/V max
MCLK IN Only
VDD = 5 V nominal
Input Low Voltage, VINL
0.8
V max
Input High Voltage, VINH
3.5
V min
MCLK IN Only
VDD = 3 V nominal
Input Low Voltage, VINL
0.4
V max
Input High Voltage, VINH
2.5
V min
LOGIC OUTPUTS (Including MCLK OUT)
Output Low Voltage, VOL
0.4
V max
ISINK = 800 μA, except for MCLK OUT;13 VDD = 5 V
Output Low Voltage, VOL
0.4
V max
ISINK = 100 μA, except for MCLK OUT;13 VDD = 3 V
Output High Voltage, VOH
4
V min
ISOURCE = 200 μA, except for MCLK OUT;13 VDD = 5 V
Output High Voltage, VOH
VDD 0.6
V min
ISOURCE = 100 μA, except for MCLK OUT;13 VDD = 3 V
Floating State Leakage Current
±10
μA max
Floating State Output Capacitance14
9
pF typ
Data Output Coding
Binary
Unipolar mode
Offset binary
Bipolar mode
SYSTEM CALIBRATION
Positive Full-Scale Limit15
(1.05 × VREF)/gain
V max
Gain is the selected PGA gain (1 to 128)
Negative Full-Scale Limit15
(1.05 × VREF)/gain
V max
Gain is the selected PGA gain (1 to 128)
Offset Limit15
(1.05 × VREF)/gain
V max
Gain is the selected PGA gain (1 to 128)
Input Span16
(0.8 × VREF)/gain
V min
Gain is the selected PGA gain (1 to 128)
(2.1 × VREF)/gain
V max
Gain is the selected PGA gain (1 to 128)
相關(guān)PDF資料
PDF描述
MS27467T15F18PA CONN PLUG 18POS STRAIGHT W/PINS
D38999/20JG75BN CONN HSG RCPT 4POS WALL MT SCKT
D38999/26MB99SNLC CONN HSG PLUG 7POS STRGHT SCKT
AD7888BR-REEL7 IC ADC 12BIT 8CHAN SRL 16SOIC
D38999/26WG11AB CONN HSG PLUG 11POS STRGHT PINS
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7705BRZ-REEL71 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW, 2-/3-Channel, 16-Bit, Sigma-Delta ADCs
AD7705EB 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V 1 mW 2-/3-Channel 16-Bit Sigma-Delta ADCs(264.12 k)
AD7706 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V/5 V, 1 mW 2-/3-Channel 16-Bit, Sigma-Delta ADCs
AD7706BN 功能描述:IC ADC 16BIT 3CH 16-DIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉(zhuǎn)換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應(yīng)商設(shè)備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-