- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375238 > AD7691BRMZ-RL7 (ANALOG DEVICES INC) 18-Bit, 1.5 LSB INL, 250 kSPS PulSAR Differential ADC in MSOP/QFN PDF資料下載
參數(shù)資料
| 型號： | AD7691BRMZ-RL7 |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | ADC |
| 英文描述： | 18-Bit, 1.5 LSB INL, 250 kSPS PulSAR Differential ADC in MSOP/QFN |
| 中文描述： | 1-CH 18-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL ACCESS, PDSO10 |
| 封裝： | LEAD FREE, MO-187BA, MSOP-10 |
| 文件頁數(shù)： | 23/28頁 |
| 文件大?。?/td> | 682K |
| 代理商： | AD7691BRMZ-RL7 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁當前第23頁第24頁第25頁第26頁第27頁第28頁
AD7691
Chain Mode with Busy Indicator
This mode can also be used to daisy-chain multiple AD7691s
on a 3-wire serial interface while providing a busy indicator.
This feature is useful for reducing component count and wiring
connections, for example, in isolated multiconverter applications
or for systems with a limited interfacing capacity. Data readback
is analogous to clocking a shift register.
Rev. 0 | Page 23 of 28
A connection diagram example using three AD7691s is shown
in Figure 44, and the corresponding timing is given in Figure 45.
When SDI and CNV are low, SDO is driven low. With SCK
high, a rising edge on CNV initiates a conversion, selects the
chain mode, and enables the busy indicator feature. In this
mode, CNV is held high during the conversion phase and the
subsequent data readback. When all ADCs in the chain have
completed their conversions, the SDO pin of the ADC closest to
the digital host (see the AD7691 ADC labeled C in Figure 44) is
driven high. This transition on SDO can be used as a busy
indicator to trigger the data readback controlled by the digital
host. The AD7691 then enters the acquisition phase and powers
down. The data bits stored in the internal shift register are
clocked out, MSB first, by subsequent SCK falling edges. For
each ADC, SDI feeds the input of the internal shift register and
is clocked by the SCK falling edge. Each ADC in the chain
outputs its data MSB first, and 18 × N + 1 clocks are required to
readback the N ADCs. Although the rising edge can be used to
capture the data, a digital host using the SCK falling edge allows
a faster reading rate and consequently more AD7691s in the
chain, provided the digital host has an acceptable hold time.
CLK
CONVERT
DATA IN
IRQ
DIGITAL HOST
CNV
SCK
SDO
SDI
CNV
SCK
SDO
SDI
CNV
SCK
SDO
SDI
AD7691
B
AD7691
C
AD7691
A
0
Figure 44. Chain Mode with Busy Indicator Connection Diagram
SDO
A
= SDI
B
D
A
17 D
A
16 D
A
15
SCK
1
2
3
39
53
54
t
EN
CONVERSION
ACQUISITION
t
CONV
t
CYC
t
ACQ
ACQUISITION
CNV = SDI
A
D
A
1
4
17
t
SCK
t
SCKH
t
SCKL
D
A
0
19
38
18
SDO
B
= SDI
C
D
B
17 D
B
16 D
B
15
D
A
1
D
B
1
D
B
0
D
A
17 D
A
16
55
t
SSDISCK
t
HSDISC
t
HSDO
t
DSDO
SDO
C
D
C
17 D
C
16 D
C
15
D
A
1
D
A
0
D
C
1
D
C
0
D
A
16
21
35
36
20
37
D
B
1
D
B
0
D
A
17
D
B
17 D
B
16
t
DSDOSDI
t
SSCKCNV
t
HSCKCNV
D
A
0
t
DSDOSDI
t
DSDOSDI
t
DSDOSDI
t
DSDOSDI
0
Figure 45. Chain Mode with Busy Indicator Serial Interface Timing
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7710AN | Signal Conditioning ADC |
| AD7710AQ | Signal Conditioning ADC |
| AD7710AR | Signal Conditioning ADC |
| AD7710SQ | Signal Conditioning ADC |
| AD7710* | Signal Conditioning ADC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7693 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit Lower Power |
| AD76931 | 制造商:AD 制造商全稱:Analog Devices 功能描述:18-Bit, 2 MSPS PulSAR 15 mW ADC in LFCSP (QFN) |
| AD7693BCPZ | 制造商:Analog Devices 功能描述:ADC SGL SAR 500KSPS 16BIT SERL 10LFCSP - Rail/Tube |
| AD7693BCPZ-R2 | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD7693BCPZRL | 功能描述:IC ADC 16BIT 500KSPS 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標準包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端，雙極 |
發(fā)布緊急采購，3分鐘左右您將得到回復。