- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10671 > AD7689BCPZ (Analog Devices Inc)IC ADC 16BIT 250KSPS 8CH 20LFCSP PDF資料下載
參數(shù)資料
| 型號： | AD7689BCPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 24/32頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 250KSPS 8CH 20LFCSP |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring Motor Control |
| 產(chǎn)品變化通告： | Startup Circuitry Design Improvement Change 15/April/2009 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 21mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VFQFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 20-LFCSP-VQ |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 8 個單端，單極；4 個差分，雙極；4 個偽差分，雙極 |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁
AD7682/AD7689
Data Sheet
Rev. D | Page 30 of 32
READ/WRITE SPANNING CONVERSION WITH A
BUSY INDICATOR
any host using an SPI, serial port, or FPGA with an interrupt
input. The connection diagram is shown in Figure 42, and the
corresponding timing is given in Figure 43. For the SPI, the
host should use CPHA = CPOL = 1. Reading/writing spanning
conversion is shown, which covers all three modes detailed in
the Digital Interface section.
A rising edge on CNV initiates a conversion, ignores data
present on DIN and forces SDO to high impedance. After the
conversion is initiated, it continues until completion irrespec-
tive of the state of CNV. CNV must be returned low before the
safe data transfer time, tDATA, and then held low beyond the
conversion time, tCONV, to generate the busy signal indicator.
When the conversion is complete, SDO transitions from high
impedance to low (data ready), and with a pull-up to VIO, SDO
can be used to interrupt the host to begin data transfer.
the acquisition phase and power-down. The host must enable
the MSB of the CFG register at this time (if necessary) to begin
the CFG update. While CNV is low, both a CFG update and a
data readback take place. The first 14 SCK rising edges are used to
update the CFG register, and the first 16 SCK falling edges clock
out the conversion results starting with the MSB. The restric-
tion for both configuring and reading is that they both occur
before the tDATA time elapses for the next conversion. All 14 bits of
CFG[13:0] must be written or they are ignored. Also, if the 16-bit
conversion result is not read back before tDATA elapses, it is lost.
The SDO data is valid on both SCK edges. Although the rising
edge can be used to capture the data, a digital host using the
SCK falling edge allows a faster reading rate, provided it has an
acceptable hold time. After the optional 17th (or 31st) SCK
falling edge, SDO returns to high impedance. Note that if the
optional SCK falling edge is not used, the busy feature cannot
be detected, as described in the General Timing with a Busy
Indicator section.
If CFG readback is enabled, the CFG register associated with
the conversion result is read back MSB first following the LSB of
the conversion result. A total of 31 SCK falling edges is required
to return SDO to high impedance if this is enabled.
AD7682/
AD7689
MISO
MOSI
SCK
SS
SDO
VIO
FOR SPI USE CPHA = 1, CPOL = 1.
SCK
CNV
DIN
DIGITAL HOST
IRQ
07
35
3-
03
8
SCK
ACQUISITION (n)
ACQUISITION
(n + 1)
CNV
DIN
SDO
MSB
– 1
1
2
BEGIN DATA (n – 1)
BEIGN CFG (n + 1)
CFG
MSB
LSB
+ 1
LSB
15
SEE NOTE
NOTES:
1. THE LSB IS FOR CONVERSION RESULTS OR THE CONFIGURATION REGISTER CFG (n – 1) IF
16 SCK FALLING EDGES = LSB OF CONVERSION RESULTS.
30 SCK FALLING EDGES = LSB OF CONFIGURATION REGISTER.
ON THE 17TH OR 31st SCK FALLING EDGE, SDO IS DRIVEN TO HIGH IMPENDANCE.
OTHERWISE, THE LSB REMAINS ACTIVE UNTIL THE BUSY INDICATOR IS DRIVEN LOW.
16
17/
31
17/
31
CONVERSION (n)
CONVERSION
(n – 1)
(QUIET
TIME)
END DATA (n – 2)
END DATA (n – 1)
END CFG (n + 1)
END CFG (n)
X
XX
X
tDATA
UPDATE (n + 1)
CFG/SDO
LSB
+ 1
LSB
CONVERSION (n – 1)
(QUIET
TIME)
UPDATE (n)
CFG/SDO
tCYC
tACQ
tHDIN
tHSDO
tDSDO
tSDIN
tDATA
tCONV
tCNVH
tDIS
tEN
CFG
MSB –1
07
35
3-
03
9
tSCK
tSCKH
tSCKL
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NCS2202SN2T1G | IC COMPARATOR LV LOW PWR 5TSOP |
| CS5532-ASZ | IC ADC 24BIT 2CH W/LNA 20SSOP |
| NCS2202SN1T1G | IC COMPARATOR LV LOW PWR 5TSOP |
| CS5361-KSZ | IC ADC AUD 114DB 204KHZ 24-SOIC |
| CS5361-KZZ | IC ADC AUD 114DB 204KHZ 24-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7689BCPZ | 制造商:Analog Devices 功能描述:IC ADC 16BIT 250KSPS LFCSP-20 |
| AD7689BCPZRL7 | 功能描述:IC ADC 16BIT 250KSPS 8CH 20LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD768ACHIPS | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 30 MSPS D/A Converter |
| AD768AF/QMLR | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。