- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄10654 > AD7677ASTZ (Analog Devices Inc)IC ADC 16BIT 1MSPS DIFF 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7677ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 7/20頁(yè) |
| 文件大小： | 0K |
| 描述： | IC ADC 16BIT 1MSPS DIFF 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 130mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤(pán) |
| 輸入數(shù)目和類(lèi)型： | 1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7677CBZ-ND - BOARD EVALUATION FOR AD7677 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)
REV. A
AD7677
–15–
CONVERSION CONTROL
Figure 11 shows the detailed timing diagrams of the conversion
process. The AD7677 is controlled by the signal
CNVST, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conver-
sion is complete. The
CNVST signal operates independently of
CS and RD signals.
In Impulse Mode, conversions can be automatically initiated. If
CNVST is held low when BUSY is low, the AD7677 controls
the acquisition phase and then automatically initiates a new
conversion. By keeping
CNVST low, the AD7677 keeps the
conversion process running by itself. It should be noted that the
analog input has to be settled when BUSY goes low. Also, at
power-up,
CNVST should be brought low once to initiate the
conversion process. In this mode, the AD7677 could sometimes
run slightly faster than the guaranteed limits in the Impulse
Mode of 666 kSPS. This feature does not exist in warp or
Normal modes.
CNVST
t1
t2
MODE
ACQUIRE
CONVERT
ACQUIRE
CONVERT
t7
t8
BUSY
t4
t3
t5
t6
Figure 11. Basic Conversion Timing
Although CNVST is a digital signal, it should be designed with
this special care with fast, clean edges and levels, with minimum
overshoot and undershoot or ringing.
For applications where the SNR is critical, the CNVST signal
should have a very low jitter. Some solutions to achieve that are to
use a dedicated oscillator for CNVST generation or, at least, to
clock it with a high frequency low jitter clock as shown in Figure 5.
t9
RESET
DATA
BUSY
CNVST
t8
Figure 12. RESET Timing
DIGITAL INTERFACE
The AD7677 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel databus. The
AD7677 digital interface also accommodates both 3 V or 5 V
logic by simply connecting the OVDD supply pin of the AD7677
to the host system interface digital supply. Finally, by using the
OB/
2C input pin, both two’s complement or straight binary
coding can be used.
The two signals,
CS and RD, control the interface. When at least
one of these signals is high, the interface outputs are in high
impedance. Usually,
CS allows the selection of each AD7677 in
multicircuits applications and is held low in a single AD7677
design.
RD is generally used to enable the conversion result on
the databus.
CNVST
BUSY
DATA
BUS
CS = RD = 0
PREVIOUS CONVERSION DATA
NEW DATA
t1
t10
t4
t3
t11
Figure 13. Master Parallel Data Timing for Reading
(Continuous Read)
PARALLEL INTERFACE
The AD7677 is configured to use the parallel interface (Figure 13)
when the SER/
PAR is held low. The data can either be read
after each conversion, which is during the next acquisition phase,
or during the following conversion as shown, respectively, in
Figure 14 and Figure 15. When the data is read during the conver-
sion however, it is recommended that it is a read-only during
the first half of the conversion phase. This avoids any potential
feedthrough between voltage transients on the digital interface
and the most critical analog conversion circuitry.
DATA
BUS
t12
t13
BUSY
CS
RD
CURRENT
CONVERSION
Figure 14. Slave Parallel Data Timing for Reading (Read
After Convert)
CS = 0
CNVST,
RD
t1
PREVIOUS
CONVERSION
DATA
BUS
t12
t13
BUSY
t4
t3
Figure 15. Slave Parallel Data Timing for Reading (Read
During Convert)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-21R-IW-F1 | CONVERTER MOD DC/DC 7.5V 100W |
| VI-JTP-MY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| VI-JTP-MY-F2 | CONVERTER MOD DC/DC 13.8V 50W |
| LTC2393ILX-16#PBF | IC ADC 16BIT SER/PAR 1M 48-LQFP |
| MAX221CUE+ | IC TXRX RS-232 5V 16-TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7677ASTZ | 制造商:Analog Devices 功能描述:IC 16-BIT ADC |
| AD7677ASTZRL | 功能描述:IC ADC 16BIT 1MSPS DIFF 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):14 采樣率（每秒）:83k 數(shù)據(jù)接口:串行，并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類(lèi)型:通孔 封裝/外殼:28-DIP（0.600"，15.24mm） 供應(yīng)商設(shè)備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類(lèi)型:1 個(gè)單端，雙極 |
| AD7678 | 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:18-Bit, 2.5 LSB INL, 570 kSPS SAR ADC |
| AD7678ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 18-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:18-BIT,100KSPSSARADC - Bulk 制造商:Analog Devices 功能描述:18BIT SAR ADC SMD 7678 LFSCP-48 |
| AD7678ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 18-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:ADC SGL SAR 100KSPS 18BIT PARALLEL/SERL 48LFCSP EP - Tape and Reel 制造商:Rochester Electronics LLC 功能描述:18-BIT,100KSPSSARADC - Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。