- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10201 > AD7663ASTZRL (Analog Devices Inc)IC ADC 16BIT CMOS 48-LQFP T/R PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7663ASTZRL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 8/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT CMOS 48-LQFP T/R |
| 產(chǎn)品培訓(xùn)模塊： | Power Line Monitoring |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 250k |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 41mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 4 個(gè)單端，單極；4 個(gè)單端，雙極 |
| 配用： | EVAL-AD7663CBZ-ND - BOARD EVALUATION FOR AD7663 |
REV. B
AD7663
–16–
SAMPLING RATE – SPS
100k
1
PO
WER
DISSIP
A
TION
–
W
10k
1k
100
10
1
0.1
10
100
1k
10k
100k
1M
Figure 10. Power Dissipation vs. Sample Rate
CONVERSION CONTROL
Figure 11 shows the detailed timing diagrams of the conversion
process. The AD7663 is controlled by the signal
CNVST, which
initiates conversion. Once initiated, it cannot be restarted or
aborted, even by the power-down input PD, until the conversion is
complete. The
CNVST signal operates independently of CS and
RD signals.
CNVST
BUSY
MODE
t2
t1
t3
t4
t5
t6
t7
t8
ACQUIRE
CONVERT
ACQUIRE
CONVERT
Figure 11. Basic Conversion Timing
For a true sampling application, the recommended operation of
the
CNVST signal is the following.
CNVST must be held HIGH from the previous falling edge of
BUSY and during a minimum delay corresponding to the acquisi-
tion time t8. Then, when CNVST is brought LOW, a conversion is
initiated and the BUSY signal goes HIGH until the completion
of the conversion. Although
CNVST is a digital signal, it should
be designed with special care with fast, clean edges, and levels
with minimum overshoot and undershoot or ringing. It is a good
thing to shield the
CNVST trace with ground and also to add a
low value serial resistor (i.e., 50
W) termination close to the output
of the component that drives this line. For applications where
the SNR is critical, the
CNVST signal should have a very low
jitter. To achieve this, some use a dedicated oscillator for
CNVST generation, or at least to clock it with a high frequency,
low jitter clock as shown in Figure 5.
For other applications, conversions can be automatically initiated.
If
CNVST is held low when BUSY is low, the AD7663 controls
the acquisition phase and then automatically initiates a new
conversion. By keeping
CNVST low, the AD7663 keeps the
conversion process running by itself. It should be noted that the
analog input has to be settled when BUSY goes low. Also, at
power-up,
CNVST should be brought low once to initiate the
conversion process. In this mode, the AD7663 could sometimes
run slightly faster than the guaranteed limit of 250 kSPS.
t9
t8
RESET
DATA BUS
BUSY
CNVST
Figure 12. RESET Timing
DIGITAL INTERFACE
The AD7663 has a versatile digital interface; it can be interfaced
with the host system by using either a serial or parallel interface.
The serial interface is multiplexed on the parallel data bus. The
AD7663 digital interface also accommodates both 3 V or 5 V
logic by simply connecting the OVDD supply pin of the AD7663
to the host system interface digital supply. Finally, by using the
OB/
2C input pin, twos complement and straight binary coding
can be used.
The two signals
CS and RD control the interface. When at least
one of these signals is HIGH, the interface outputs are in high
impedance. Usually,
CS allows the selection of each AD7663 in
multicircuit applications and is held LOW in a single AD7663
design.
RD is generally used to enable the conversion result on
the data bus.
t1
t3
t4
t11
CNVST
BUSY
DATA BUS
CS = RD = 0
t10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 13. Master Parallel Data Timing for Reading
(Continuous Read)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ADN4692EBRZ-RL7 | IC TXRX MLVDS 100MBPS 8SOIC |
| VE-23F-MX-F4 | CONVERTER MOD DC/DC 72V 75W |
| VE-23F-MX-F3 | CONVERTER MOD DC/DC 72V 75W |
| VE-263-CU-F4 | CONVERTER MOD DC/DC 24V 200W |
| AD7824KR-REEL | IC ADC 8BIT LC2MOS 4CH HS 24SOIC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7663CB1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 250 kSPS CMOS ADC |
| AD7664 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Bit, 570 kSPS CMOS ADC |
| AD7664ACP | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP 制造商:Analog Devices 功能描述:ADC SGL SAR 570KSPS 16BIT PARALLEL/SERL 48LFCSP EP - Trays 制造商:Rochester Electronics LLC 功能描述:16-BIT, 500KSPS CMOS ADC - Bulk |
| AD7664ACPRL | 制造商:Analog Devices 功能描述:ADC Single SAR 570ksps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R |
| AD7664ACPZ | 功能描述:IC ADC 16BIT UNIPOLAR 48-LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。