參數(shù)資料
型號(hào): AD7660AST
廠商: ANALOG DEVICES INC
元件分類(lèi): ADC
英文描述: 16-Bit, 100 kSPS CMOS ADC
中文描述: 1-CH 16-BIT SUCCESSIVE APPROXIMATION ADC, SERIAL/PARALLEL ACCESS, PQFP48
封裝: MS-026BBC, LQFP-48
文件頁(yè)數(shù): 15/20頁(yè)
文件大小: 218K
代理商: AD7660AST
REV. 0
AD7660
–15–
PARALLEL INTERFACE
The AD7660 is configured to use the parallel interface when the
SER/
PAR
is held low. The data can be read either after each
conversion, which is during the next acquisition phase, or during
the following conversion as shown, respectively, in Figure 14 and
Figure 15. When the data is read during the conversion, how-
ever, it is recommended, that it is read only during the first half
of the conversion phase. That avoids any potential feedthrough
between voltage transients on the digital interface and the most
critical analog conversion circuitry.
SERIAL INTERFACE
The AD7660 is configured to use the serial interface when the
SER/
PAR
is held high. The AD7660 outputs 16 bits of data,
MSB first, on the SDOUT pin. This data is synchronized with
the 16 clock pulses provided on the SCLK pin.
t
1
t
3
t
4
t
11
CNVST
BUSY
DATA BUS
CS
=
RD
= 0
t
10
PREVIOUS CONVERSION DATA
NEW DATA
Figure 13. Master Parallel Data Timing for Reading (Continuous Read)
CURRENT
CONVERSION
BUSY
DATA BUS
CS
RD
t
12
t
13
Figure 14. Slave Parallel Data Timing for Reading (Read after Convert)
PREVIOUS
CONVERSION
t
1
t
3
t
12
t
13
t
4
CS
= 0
CNVST
,
RD
BUSY
DATA BUS
Figure 15. Slave Parallel Data Timing for Reading (Read During Convert)
MASTER SERIAL INTERFACE
Internal Clock
The AD7660 is configured to generate and provide the serial
data clock SCLK when the EXT/
INT
pin is held low. The AD7660
also generates a SYNC signal to indicate to the host when the
serial data is valid. The serial clock SCLK and the SYNC signal
can be inverted if desired. The output data is valid on both the
rising and falling edge of the data clock. Depending on RDC/
SDIN input, the data can be read after each conversion, or
during the following conversion. Figure 16 and Figure 17 show
the detailed timing diagrams of these two modes.
Usually, because the AD7660 has a longer acquisition phase
than the conversion phase, the data is read immediately after
conversion. That makes the mode master, read after conver-
sion, the most recommended serial mode when it can be used.
In read-after-conversion mode, it should be noted that, unlike
in other modes, the signal BUSY returns low after the 16 data
bits are pulsed out and not at the end of the conversion phase
相關(guān)PDF資料
PDF描述
AD7660ASTRL 16-Bit, 100 kSPS CMOS ADC
AD7664 Circular Connector; No. of Contacts:4; Series:D38999; Body Material:Metal; Connecting Termination:Crimp; Connector Shell Size:13; Circular Contact Gender:Socket; Circular Shell Style:Straight Plug; Insert Arrangement:13-4
AD7664ASTRL 16-Bit, 570 kSPS CMOS ADC
AD7664AST 16-Bit, 570 kSPS CMOS ADC
AD7665 TV 8C 8#20 PIN PLUG
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7660ASTRL 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LQFP T/R
AD7660ASTRLZ 制造商:Analog Devices 功能描述:ADC Single SAR 100ksps 16-bit Parallel/Serial 48-Pin LQFP T/R
AD7660ASTZ 功能描述:IC ADC 16BIT UNIPOLAR 48-LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率(每秒):1M 數(shù)據(jù)接口:串行,SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)(4x4) 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端,單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6
AD7660ASTZ 制造商:Analog Devices 功能描述:IC 16-BIT ADC
AD7660ASTZRL 功能描述:IC ADC 16BIT UNIPOLAR 48LQFP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率(每秒):300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC(0.295",7.50mm 寬) 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端,單極;1 個(gè)單端,雙極