- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10666 > AD7655ASTZ (Analog Devices Inc)IC ADC 16BIT 1MSPS QUAD 48-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7655ASTZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 27/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT 1MSPS QUAD 48-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | PulSAR® |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | 串行，并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 功率耗散（最大）： | 135mW |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 48-LQFP |
| 供應(yīng)商設(shè)備封裝： | 48-LQFP（7x7） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 2 個(gè)差分，單極 |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
| 配用： | EVAL-AD7655CBZ-ND - BOARD EVALUATION FOR AD7655 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁當(dāng)前第27頁第28頁
AD7655
Rev. B | Page 8 of 28
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
48
AGND
47
AGND
46
INA1
45
INAN
44
INA2
43
RE
FA
42
RE
FB
41
INB2
40
INBN
39
INB1
38
RE
FGN
D
37
RE
F
35
CNVST
34
PD
33 RESET
30
EOC
31
RD
32
CS
36
DVDD
29
BUSY
28
D15
27
D14
25
D12
26 D13
2
AVDD
3
A0
4
BYTESWAP
7
IMPULSE
6
DGND
5
A/B
1
AGND
8
SER/PAR
9
D0
10
D1
12
D3/DIVSCLK[1]
11
D2/DIVSCLK[0]
13
D4/EXT/INT
14
D
5
/IN
VSYN
C
15
D6/INVSCLK
16
D7
/RDC/S
D
IN
17
OGND
18
OVDD
19
DV
DD
20
DGND
21
D8
/S
DOUT
22
D9
/S
CLK
23
D
10/SYN
C
24
D1
1
/RDE
RROR
PIN 1
AD7655
TOP VIEW
(Not to Scale)
03536-004
Figure 4. 48-Lead LQFP (ST-48) and 48-Lead LFCSP (CP-48)
Table 6. Pin Function Descriptions
Pin No.
Mnemonic
Type1
Description
1, 47, 48
AGND
P
Analog Power Ground Pin.
2
AVDD
P
Input Analog Power Pin. Nominally 5 V.
3
A0
DI
Multiplexer Select. When LOW, the analog inputs INA1 and INB1 are sampled simultaneously, then
converted. When HIGH, the analog inputs INA2 and INB2 are sampled simultaneously, then converted.
4
BYTESWAP
DI
Parallel Mode Selection (8 Bit, 16 Bit). When LOW, the LSB is output on D[7:0] and the MSB is output on
D[15:8]. When HIGH, the LSB is output on D[15:8] and the MSB is output on D[7:0].
5
A/B
DI
Data Channel Selection. In parallel mode, when LOW, the data from Channel B is read. When HIGH,
the data from Channel A is read. In serial mode, when HIGH, Channel A is output first followed by
Channel B. When LOW, Channel B is output first followed by Channel A.
6, 20
DGND
P
Digital Power Ground.
7
IMPULSE
DI
Mode Selection. When HIGH, this input selects a reduced power mode. In this mode, the power
dissipation is approximately proportional to the sampling rate.
8
SER/PAR
DI
Serial/Parallel Selection Input. When LOW, the parallel port is selected; when HIGH, the serial interface
mode is selected and some bits of the DATA bus are used as a serial port.
9, 10
D[0:1]
DO
Bit 0 and Bit 1 of the Parallel Port Data Output Bus. When SER/PAR is HIGH, these outputs are in high
impedance.
11, 12
D[2:3] or
DI/O
When SER/PAR is LOW, these outputs are used as Bit 2 and Bit 3 of the Parallel Port Data Output Bus.
DIVSCLK[0:1]
When SER/PAR is HIGH, EXT/INT is LOW, and RDC/SDIN is LOW, which is the serial master read after
convert mode. These inputs, part of the serial port, are used to slow down the internal serial clock that
clocks the data output. In the other serial modes, these inputs are not used.
13
D[4]
DI/O
When SER/PAR is LOW, this output is used as Bit 4 of the Parallel Port Data Output Bus.
or EXT/INT
When SER/PAR is HIGH, this input, part of the serial port, is used as a digital select input for choosing
the internal or an external data clock called, respectively, master and slave mode. With EXT/INT tied
LOW, the internal clock is selected on SCLK output. With EXT/INT set to a logic HIGH, output data is
synchronized to an external clock signal connected to the SCLK input.
14
D[5]
DI/O
When SER/PAR is LOW, this output is used as Bit 5 of the Parallel Port Data Output Bus.
or INVSYNC
When SER/PAR is HIGH, this input, part of the serial port, is used to select the active state of the SYNC
signal in Master modes. When LOW, SYNC is active HIGH. When HIGH, SYNC is active LOW.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-JTP-MY-F3 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-J12-MW-F1 | CONVERTER MOD DC/DC 15V 100W |
| VE-JTP-MY-F2 | CONVERTER MOD DC/DC 13.8V 50W |
| VE-2NJ-IX-B1 | CONVERTER MOD DC/DC 36V 75W |
| LMX331AUK-T | IC COMPARATOR GP LV TINY SOT23-5 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7655ASTZ | 制造商:Analog Devices 功能描述:CONVERTER A/D ((NW)) |
| AD7655ASTZRL | 功能描述:IC ADC 16BIT 4CHAN 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:PulSAR® 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7655SCP-EP-RL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 16-bit Parallel/Serial 48-Pin LFCSP EP T/R 制造商:Analog Devices 功能描述:LOW COST 4-CHANNEL 1 MSPS 16-BIT ADC - Tape and Reel 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:IC ADC 16B PAR/SRL 1MSPS 48LFCSP 制造商:Analog Devices 功能描述:Analog to Digital Converters - ADC 4Ch 1MSPS 16-Bit Low Cost 制造商:Analog Devices 功能描述:CONVERTER - ADC |
| AD7656 | 制造商:AD 制造商全稱:Analog Devices 功能描述:250 kSPS, 6-Channel,Simultaneous Sampling, Bipolar 12/14/16-Bit ADC |
| AD7656-1 | 制造商:AD 制造商全稱:Analog Devices 功能描述:250 kSPS, 6-Channel, Simultaneous Sampling, Bipolar, 16-/14-/12-Bit ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。