- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄375236 > AD7485BST (AMIC Technology Corporation) 1 MSPS, Serial 14-Bit SAR ADC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7485BST |
| 廠商： | AMIC Technology Corporation |
| 英文描述： | 1 MSPS, Serial 14-Bit SAR ADC |
| 中文描述： | 1 MSPS的，串行14位SAR ADC |
| 文件頁(yè)數(shù)： | 9/16頁(yè) |
| 文件大?。?/td> | 769K |
| 代理商： | AD7485BST |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)當(dāng)前第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
REV. 0
AD7485
–9–
CIRCUIT DESCRIPTION
CONVERTER OPERATION
The AD7485 is a 14-bit algorithmic successive-approximation
analog-to-digital converter based around a capacitive DAC. It pro-
vides the user with track-and-hold, reference, an A/D converter,
and versatile interface logic functions on a single chip. The analog
input signal range that the AD7485 can convert is 0 V to 2.5 V.
The part requires a 2.5 V reference that can be provided from
the part
’
s own internal reference or an external reference source.
Figure 3 shows a very simplified schematic of the ADC. The
Control Logic, SAR, and Capacitive DAC are used to add and
subtract fixed amounts of charge from the sampling capacitor to
bring the comparator back to a balanced condition.
CAPACITIVE
DAC
SWITCHES
V
IN
V
REF
SAR
CONTROL
LOGIC
CONTROL
INPUTS
OUTPUT DATA
14-BIT SERIAL
COMPARATOR
Figure 3. Simplified Block Diagram
Conversion is initiated on the AD7485 by pulsing the
CONVST
input. On the falling edge of
CONVST
, the track/hold goes from
track to hold mode and the conversion sequence is started.
Conversion time for the part is 24 MCLK periods. Figure 4 shows
the ADC during conversion. When conversion starts, SW2 will
open and SW1 will move to position B causing the comparator to
become unbalanced. The ADC then runs through its successive
approximation routine and brings the comparator back into a
balanced condition. When the comparator is rebalanced, the
conversion result is available in the SAR register.
CAPACITIVE
DAC
COMPARATOR
CONTROL LOGIC
+
–
SW1
SW2
AGND
V
IN
A
B
Figure 4. ADC Conversion Phase
At the end of conversion, track-and-hold returns to tracking
mode and the acquisition time begins. The track/hold acquisition
time is 70 ns. Figure 5 shows the ADC during its acquisition
phase. SW2 is closed and SW1 is in position A. The comparator
is held in a balanced condition and the sampling capacitor acquires
the signal on V
IN
.
CAPACITIVE
DAC
COMPARATOR
CONTROL LOGIC
+
–
SW1
SW2
AGND
V
IN
A
B
Figure 5. ADC Acquisition Phase
ADC TRANSFER FUNCTION
The output coding of the AD7485 is straight binary. The designed
code transitions occur midway between successive integer LSB
values (i.e., 1/2 LSB, 3/2 LSB, and so on). The LSB size is
V
REF
/16384. The nominal transfer characteristic for the
AD7485 is shown in Figure 6.
000...000
0V
A
ANALOG INPUT
111...111
111...110
000...001
000...010
111...000
011...111
0.5LSB
+V
REF
–1.5LSB
1LSB = V
REF
/16384
Figure 6. Transfer Characteristic
POWER SAVING
The AD7485 uses advanced design techniques to achieve very
low power dissipation at high throughput rates. In addition to
this, the AD7485 features two power saving modes, NAP mode
and STANDBY mode. These modes are selected by bringing
either the NAP or STBY pin to a logic high.
When operating the AD7485 with a 25 MHz MCLK in normal,
fully powered mode, the current consumption is 16 mA during
conversion and the quiescent current is 12 mA. Operating at a
throughput rate of 500 kSPS, the conversion time of 960 ns
contributes 38.4 mW to the overall power dissipation.
(
For the remaining 1.04
μ
s of the cycle, the AD7485 dissipates
31.2 mW of power.
(
Thus the power dissipated during each cycle is:
960
2
/
5
16
38 4
ns
s
V
mA
mW
.
)
×
×
(
)
=
1 04
2
/
s
5
12
31 2
.
.
s
V
mA
mW
)
×
×
(
)
=
38 4
31 2
69 6
.
.
.
mW
mW
mW
+
=
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD75019JP | 16 x 16 Crosspoint Switch Array |
| AD75019 | Crosspoint Switch Array(16×16正交開關(guān)陣列) |
| AD7506KN | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| AD7506KQ | CMOS 8- AND 16-CHANNEL ANALOG MULTIPLEXERS |
| AD7506TE | CMOS 8- AND 16-CHANNEL ANALOG MULTIPLEXERS |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7485BSTZ | 功能描述:IC ADC 14BIT SAR 1MSPS 48-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個(gè)單端，單極；1 個(gè)單端，雙極 |
| AD7490 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP |
| AD7490_12 | 制造商:AD 制造商全稱:Analog Devices 功能描述:16-Channel, 1 MSPS, 12-Bit ADC with Sequencer in 28-Lead TSSOP |
| AD7490BCP | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 32-Pin LFCSP EP 制造商:Rochester Electronics LLC 功能描述:12 BIT 16 CHANNEL ADC IC - Bulk 制造商:Analog Devices 功能描述:IC 12-BIT ADC |
| AD7490BCP-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 32-Pin LFCSP EP T/R |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。