- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10698 > AD7478WARTZ-RL7 (Analog Devices Inc)IC ADC 8BIT 1MSPS SOT23-6 PDF資料下載
參數(shù)資料
| 型號： | AD7478WARTZ-RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 9/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 8BIT 1MSPS SOT23-6 |
| 標準包裝： | 1 |
| 位數(shù)： | 8 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 17.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | SOT-23-6 |
| 供應商設備封裝： | SOT-23-6 |
| 包裝： | 標準包裝 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 產(chǎn)品目錄頁面： | 778 (CN2011-ZH PDF) |
| 其它名稱： | AD7478WARTZ-RL7DKR |
AD7476/AD7477/AD7478
Rev. F | Page 16 of 24
To exit this mode of operation and power up the AD7476/
AD7477/AD7478 again, perform a dummy conversion. On the
falling edge of CS, the device begins to power up, and continues
to power up as long as CS is held low until after the falling edge
of the tenth SCLK. The device is fully powered up once 16
SCLKs have elapsed and, as shown in
, valid data
results from the next conversion. If
CS is brought high before
the tenth falling edge of SCLK, the AD7476/AD7477/AD7478
again goes back into power-down. This avoids accidental
power-up due to glitches on the CS line or an inadvertent burst
of eight SCLK cycles while CS is low. Although the device may
begin to power up on the falling edge of CS, it powers down
again on the rising edge of CS as long as it occurs before the
tenth SCLK falling edge.
Power-Down Mode
This mode is intended for use in applications where slower
throughput rates are required; either the ADC is powered
between each conversion, or a series of conversions can be
performed at a high throughput rate and the ADC is then
powered down for a relatively long duration between these
bursts of several conversions. When the AD7476/AD7477/
AD7478 is in power-down mode, all analog circuitry is
powered down.
To enter power-down, the conversion process must be
interrupted by bringing CS high any time after the second
falling edge of SCLK and before the tenth falling edge of SCLK,
as shown in
. Once
CS is brought high in this window
of SCLKs, the part enters power-down and the conversion
initiated by the falling edge of CS is terminated and SDATA
goes back into three-state.
If CS is brought high before the second SCLK falling edge, the
part remains in normal mode and does not power down. This
avoids accidental power-down due to glitches on the CS line.
4 LEADING ZEROS + CONVERSION RESULT
CS
SCLK
SDATA
1
10
16
01
02
4-
01
9
Figure 19. Normal Mode Operation
110
16
2
THREE-STATE
CS
SCLK
SDATA
01
02
4-
02
0
Figure 20. Entering Power-Down Mode
16
10
1
16
1
A
CS
SCLK
SDATA
INVALID DATA
VALID DATA
THE PART BEGINS
TO POWER UP
THE PART IS FULLY POWERED
UP WITH VIN FULLY ACQUIRED
01
02
4-
0
21
Figure 21. Exiting Power-Down Mode
相關PDF資料 |
PDF描述 |
|---|---|
| VI-27T-MY-B1 | CONVERTER MOD DC/DC 6.5V 50W |
| HIN202ECPZ | IC 2DRVR/2RCVR RS232 5V 16-DIP |
| ICL3232IVZ | IC TXRX DL RS232 3-5.5V 16TSSOP |
| LTC1540CS8#TRPBF | IC COMP NANOPOWER W/REF 8-SOIC |
| VI-210-MY-B1 | CONVERTER MOD DC/DC 5V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7478WARTZ-RL734 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-/10-/8-Bit ADCs in 6-Lead SOT-23 |
| AD7482 | 制造商:AD 制造商全稱:Analog Devices 功能描述:3MSPS, 12-Bit SAR ADC |
| AD7482AST | 制造商:Rochester Electronics LLC 功能描述:12 BIT 3.5 MEG ADC IC - Tape and Reel 制造商:Analog Devices 功能描述:IC 12BIT ADC SMD 7482 LQFP48 |
| AD7482ASTZ | 功能描述:IC ADC 12BIT SAR 3MSPS 48LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
| AD7482BST | 制造商:Analog Devices 功能描述:ADC Single SAR 3Msps 12-bit Parallel 48-Pin LQFP 制造商:Rochester Electronics LLC 功能描述:12 BIT 3.5 MEG ADC IC - Tape and Reel 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
發(fā)布緊急采購，3分鐘左右您將得到回復。