- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10309 > AD7475ARMZ-REEL7 (Analog Devices Inc)IC ADC 12BIT SERIAL LP 8-MSOP PDF資料下載
參數(shù)資料
| 型號： | AD7475ARMZ-REEL7 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 10/25頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 12BIT SERIAL LP 8-MSOP |
| 標準包裝： | 1 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 1M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 1 |
| 功率耗散（最大）： | 10.5mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-TSSOP，8-MSOP（0.118"，3.00mm 寬） |
| 供應商設備封裝： | 8-MSOP |
| 包裝： | 標準包裝 |
| 輸入數(shù)目和類型： | 1 個單端，單極 |
| 其它名稱： | AD7475ARMZ-REEL7DKR |
AD7475/AD7495
Rev. B | Page 17 of 24
To exit this operating mode and power up the AD7475/AD7495
again, a dummy conversion is performed. On the falling edge of
CS, the device begins to power up and continues to power up as
long as CS is held low until after the falling edge of the tenth
SCLK. The device is fully powered up once 16 SCLKs have
elapsed, and valid data results from the next conversion, as
shown in Figure 21. If CS is brought high before the second
falling edge of SCLK, the AD7475/AD7495 go back into partial
power-down again. This avoids accidental power-up due to
glitches on the CS line; although the device may begin to power
up on the falling edge of CS, it powers down again on the rising
edge of CS. If in partial power-down and CS is brought high
between the second and tenth falling edges of SCLK, the device
enters full power-down mode.
Power-Up Time
The power-up time of the AD7475/AD7495 from partial
power-down is typically 1 μs, which means that with any
frequency of SCLK up to 20 MHz, one dummy cycle is
sufficient to allow the device to power up from partial power-
down. Once the dummy cycle is complete, the ADC is fully
powered up and the input signal is acquired properly. The quiet
time, tQUIET, must still be allowed from the point where the bus
goes back into three-state after the dummy conversion to the
next falling edge of CS. When running at a 1 MSPS throughput
rate, the AD7475/AD7495 power up and acquire a signal within
±0.5 LSB in one dummy cycle, 1 μs.
When powering up from the power-down mode with a dummy
cycle, as in Figure 21, the track-and-hold that was in hold mode
while the part was powered down returns to track mode after
the first SCLK edge the part receives after the falling edge of CS.
This is shown as Point A in Figure 21. Although at any SCLK
frequency one dummy cycle is sufficient to power up the device
and acquire VIN, it does not necessarily mean that a full dummy
cycle of 16 SCLKs must always elapse to power up the device
and fully acquire VIN; 1 μs is sufficient to power up the device
and acquire the input signal. If, for example, a 5 MHz SCLK
frequency were applied to the ADC, the cycle time would be
3.2 μs. In one dummy cycle, 3.2 μs, the part would be powered
up and VIN fully acquired. However, after 1 μs with a 5 MHz
SCLK, only 5 SCLK cycles would have elapsed. At this stage,
the ADC would be fully powered up and the signal acquired.
In this case, the CS can be brought high after the tenth SCLK
falling edge and brought low again after a time, tQUIET, to initiate
the conversion.
FULL POWER-DOWN MODE
Full power-down mode is intended for use in applications
where slower throughput rates are required than that in the
partial power-down mode, because power up from a full power-
down would not be complete in just one dummy conversion.
This mode is more suited to applications where a series of
conversions performed at a relatively high throughput rate are
followed by a long period of inactivity and therefore power
down. When the AD7475/AD7495 are in full power-down, all
analog circuitry is powered down.
SCLK
SDATA
INVALID DATA
VALID DATA
1
10
16
1
THE PART BEGINS
TO POWER UP
THE PART IS FULLY
POWERED UP
16
A
CS
01684-B
-021
Figure 21. Exiting Partial Power-Down Mode
SCLK
SDATA
INVALID DATA
1
10
16
1
THE PART BEGINS
TO POWER UP
16
2
10
2
THE PART ENTERS
FULL POWER-DOWN
THE PART ENTERS
PARTIAL POWER-DOWN
THREE-STATE
01684-B
-023
CS
Figure 22. Entering Full Power-Down Mode
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B4N-MW-S | CONVERTER MOD DC/DC 18.5V 100W |
| MS27473P12B22S | CONN PLUG 22POS STRAIGHT W/SCKT |
| VE-B4L-MW-S | CONVERTER MOD DC/DC 28V 100W |
| VE-B4K-MW-S | CONVERTER MOD DC/DC 40V 100W |
| AD7922ARMZ-REEL7 | IC ADC DUAL 12BIT 2CH 8MSOP |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7475AR-REEL | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:FAST 12-BIT LOW POWER SERIAL ADC I.C. - Tape and Reel |
| AD7475AR-REEL7 | 制造商:Analog Devices 功能描述:ADC Single SAR 1Msps 12-bit Serial 8-Pin SOIC N T/R 制造商:Rochester Electronics LLC 功能描述:FAST 12-BIT LOW POWER SERIAL ADC I.C. - Tape and Reel |
| AD7475ARZ | 功能描述:IC ADC 12BIT SERIAL LP 8SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7475BR | 功能描述:IC ADC 12BIT SRL LP 8-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類型:1 個單端，單極；1 個單端，雙極 |
| AD7475BRM | 功能描述:IC ADC 12BIT SRL LP 8-MSOP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率（每秒）:3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散（最大）:- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:- |
發(fā)布緊急采購，3分鐘左右您將得到回復。