- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄362103 > AD744AH (ANALOG DEVICES INC) Precision, 500 ns Settling BiFET Op Amp PDF資料下載
參數(shù)資料
| 型號(hào)： | AD744AH |
| 廠商： | ANALOG DEVICES INC |
| 元件分類(lèi)： | 運(yùn)動(dòng)控制電子 |
| 英文描述： | Precision, 500 ns Settling BiFET Op Amp |
| 中文描述： | OP-AMP, 2000 uV OFFSET-MAX, 13 MHz BAND WIDTH, MBCY8 |
| 封裝： | HERMETIC SEALED, METAL CAN, TO-99, 8 PIN |
| 文件頁(yè)數(shù)： | 21/24頁(yè) |
| 文件大小： | 914K |
| 代理商： | AD744AH |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)當(dāng)前第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)
REV. PrF
PRELIMINARY TECHNICAL DATA
–21–
AD7450A/AD7440
SCLK edge applied after the falling edge of
CS
. How-
ever, when the ADC powers up initially after supplies are
applied, the track and hold will already be in track. This
means if (assuming one has the facility to monitor the
ADC supply current) the ADC powers up in the desired
mode of operation and thus a dummy cycle is not required
to change mode, then neither is a dummy cycle required
to place the track and hold into track.
POWER VERSUS THROUGHPUT RATE
By using the power-down mode on the AD7450A/AD7440
when not converting, the average power consumption of
the ADC decreases at lower throughput rates. Figure 24
shows how, as the throughput rate is reduced, the device
remains in its power-down state longer and the average
power consumption reduces accordingly. It shows this for
both 5V and 3V power supplies.
For example, if the AD7450A/AD7440 is operated in
continuous sampling mode with a throughput rate of
100kSPS and an SCLK of 18MHz and the device is
placed in the power down mode between conversions, then
the power consumption is calculated as follows:
Power dissipation during normal operation = 9mW typ
(for V
DD
= 5V).
If the power up time is 1 dummy cycle i.e. 1μsec, and the
remaining conversion time is another cycle i.e. 1μsec, then
the AD7450A/AD7440 can be said to dissipate 9mW for
2μsec* during each conversion cycle.
If the throughput rate = 100kSPS then the cycle time =
10μsec and the average power dissipated during each cycle
is:
(2/10) x 9mW = 1.8mW
For the same scenario, if V
DD
= 3V, the power dissipation
during normal operation is 3.75mW max.
The AD7450A/AD7440 can now be said to dissipate
3.75mW for 2μsec* during each conversion cycle.
The average power dissipated during each cycle with a
throughput rate of 100kSPS is therefore:
(2/10) x 3.75mW = 0.75mW
This is how the power numbers in Figure 24 are calcu-
lated.
For throughput rates above 320kSPS, it is recommended
that for optimum power performance, the serial clock
frequency is reduced.
0
50
100
150
200
250
300
350
THROUGHPUT (kSPS)
V
DD
= 5V
V
DD
= 3V
0.01
0.1
1
10
100
Figure 24. Power versus Throughput Rate for Power Down
Mode
*This figure assumes a very short time used to enter the power down
mode. This will increase as the burst of clocks used to enter the
power down mode is increased.
MICROPROCESSOR AND DSP INTERFACING
The serial interface on the AD7450A/AD7440 allows the
part to be directly connected to a range of different micro-
processors. This section explains how to interface the
AD7450A/AD7440 with some of the more common
microcontroller and DSP serial interface protocols.
AD7450A/AD7440 to ADSP21xx
The ADSP21xx family of DSPs are interfaced directly to
the AD7450A/AD7440 without any glue logic required.
The SPORT control register should be set up as follows:
TFSW = RFSW = 1, Alternate Framing
INVRFS = INVTFS = 1, Active Low Frame Signal
DTYPE = 00, Right Justify Data
SLEN = 1111, 16-Bit Data words
ISCLK = 1, Internal serial clock
TFSR = RFSR = 1, Frame every word
IRFS = 0,
Figure 23. Exiting Power Down Mode
SDATA
INVALID DATA
SCLK
1
16
VALID DATA
1
A
THE PART BEGINS
TO POWER UP
THE PART IS FULLY POWERED
UP WITH VIN FULLY ACQUIRED
10
10
16
tPOWERUP
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD744AQ | Precision, 500 ns Settling BiFET Op Amp |
| AD744BQ | Precision, 500 ns Settling BiFET Op Amp |
| AD744JR-REEL | Precision, 500 ns Settling BiFET Op Amp |
| AD744JR-REEL7 | Precision, 500 ns Settling BiFET Op Amp |
| AD7477A | AD7476A/AD7477A/AD7478A: 2.35 V to 5.25 V. 1 MSPS. 12-/10-/8-Bit ADCs in 6-Lead SC70 Data Sheet (Rev. A. 2/03) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD744AQ | 功能描述:IC OPAMP BIFET 13MHZ PREC 8CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:150 系列:- 放大器類(lèi)型:音頻 電路數(shù):2 輸出類(lèi)型:- 轉(zhuǎn)換速率:5 V/µs 增益帶寬積:12MHz -3db帶寬:- 電流 - 輸入偏壓:100nA 電壓 - 輸入偏移:500µV 電流 - 電源:6mA 電流 - 輸出 / 通道:50mA 電壓 - 電源，單路/雙路(±):4 V ~ 32 V，±2 V ~ 16 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:8-TSSOP 包裝:管件 |
| AD744AQ/+ | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Voltage-Feedback Operational Amplifier |
| AD744AR | 制造商:AD 制造商全稱:Analog Devices 功能描述:Precision, 500 ns Settling BiFET Op Amp |
| AD744BQ | 功能描述:IC OPAMP BIFET 13MHZ PREC 8CDIP RoHS:否 類(lèi)別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:Excalibur™ 放大器類(lèi)型:J-FET 電路數(shù):1 輸出類(lèi)型:- 轉(zhuǎn)換速率:45 V/µs 增益帶寬積:10MHz -3db帶寬:- 電流 - 輸入偏壓:20pA 電壓 - 輸入偏移:490µV 電流 - 電源:1.7mA 電流 - 輸出 / 通道:48mA 電壓 - 電源，單路/雙路(±):4.5 V ~ 38 V，±2.25 V ~ 19 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:8-SOIC（0.154"，3.90mm 寬） 供應(yīng)商設(shè)備封裝:8-SOIC 包裝:帶卷 (TR) |
| AD744BQ/+ | 制造商:Rochester Electronics LLC 功能描述:- Bulk |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。