參數(shù)資料
型號(hào): AD7396AN
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: 3 V, Parallel Input Dual 12-Bit /10-Bit DACs
中文描述: PARALLEL, WORD INPUT LOADING, 70 us SETTLING TIME, 12-BIT DAC, PDIP24
封裝: PLASTIC, DIP-24
文件頁(yè)數(shù): 10/12頁(yè)
文件大?。?/td> 226K
代理商: AD7396AN
AD7396/AD7397
–10–
REV. 0
The rail-to-rail output stage provides
±
1 mA of output current.
The N-channel output pull-down MOSFET shown in Figure 26
has a 35
ON resistance, which sets the sink current capability
near ground. In addition to resistive load driving capability, the
amplifier has also been carefully designed and characterized for
up to 100 pF capacitive load driving capability.
REFERENCE INPUT
The reference input terminal has a constant input resistance
independent of digital code, which results in reduced glitches on
the external reference voltage source. The high 2.5 M
input
resistance minimizes power dissipation within the AD7396/
AD7397 D/A converters. The V
REF
input accepts input voltages
ranging from ground to the positive-supply voltage V
DD
. One of
the simplest applications, which saves an external reference voltage
source, is connection of the V
REF
terminal to the positive V
DD
supply. This connection results in a rail-to-rail voltage output
span maximizing the programmed range. The reference input
will accept AC signals as long as they are kept within the supply
voltage range, 0 < V
REF IN
< V
DD
. The reference bandwidth
and integral nonlinearity error performance are plotted in the
Typical Performance Characteristics section, see Figures 10 and
13. The ratiometric reference feature makes the AD7396/AD7397
an ideal companion to ratiometric analog-to-digital converters
such as the AD7896.
POWER SUPPLY
The very low power consumption of the AD7396/AD7397 is a
direct result of a circuit design optimizing the use of a CBCMOS
process. By using the low power characteristics of CMOS for
the logic, and the low noise, tight matching of the complemen-
tary bipolar transistors, excellent analog accuracy is achieved.
One advantage of the rail-to-rail output amplifiers used in the
AD7396/AD7397 is the wide range of usable supply voltage.
The part is fully specified and tested for operation from +2.7 V
to +5.5 V.
POWER SUPPLY BYPASSING AND GROUNDING
Precision analog products such as the AD7396/AD7397 require
a well filtered power source. Since the AD7396/AD7397 oper-
ates from a single +3 V to +5 V supply, it seems convenient to
simply tap into the digital logic power supply. Unfortunately,
the logic supply is often a switch-mode design, which generates
noise in the 20 kHz to 1 MHz range. In addition, fast logic gates
can generate glitches, hundred of millivolts in amplitude, due to
wiring resistance and inductance. The power supply noise gen-
erated thereby means that special care must be taken to assure
that the inherent precision of the DAC is maintained. Good
engineering judgment should be exercised when addressing the
power supply grounding and bypassing of the 12-bit AD7396.
The AD7396 should be powered directly from the system power
supply. Whether or not a separate power supply trace is avail-
able generous supply bypassing will reduce supply line-induced
errors. Local supply bypassing consisting of a 10
μ
F tantalum
electrolytic in parallel with a 0.1
μ
F ceramic capacitor is recom-
mended in all applications (Figure 27).
AD7396
OR
AD7397
REF
V
DD
DGND
AGND
C
*
DATA
CS
A/
B
LDA
LDB
*
OPTIONAL EXTERNAL
REFERENCE BYPASS
0.1
m
F
10
m
F
+
V
OUTA
V
OUTB
+2.7V TO +5.5V
Figure 27. Recommended Supply Bypassing
INPUT LOGIC LEVELS
All digital inputs are protected with a Zener-type ESD protec-
tion structure (Figure 28) that allows logic input voltages to
exceed the V
DD
supply voltage. This feature can be useful if the
user is driving one or more of the digital inputs with a 5 V CMOS
logic input-voltage level while operating the AD7396/AD7397
on a +3 V power supply. If this mode of interface is used, make
sure that the V
OL
of the 5 V CMOS meets the V
IL
input require-
ment of the AD7396/AD7397 operating at 3 V. See Figure 16
for a graph for digital logic input threshold versus operating V
DD
supply voltage.
V
DD
LOGIC
IN
GND
Figure 28. Equivalent Digital Input ESD Protection
In order to minimize power dissipation from input-logic levels
that are near the V
IH
and V
IL
logic input voltage specifications, a
Schmitt trigger design was used that minimizes the input-buffer
current consumption compared to traditional CMOS input
stages. Figure 15 shows a plot of incremental input voltage
versus supply current showing that negligible current consump-
tion takes place when logic levels are in their quiescent state.
The normal crossover current still occurs during logic transi-
tions. A secondary advantage of this Schmitt trigger is the pre-
vention of false triggers that would occur with slow moving logic
transitions when a standard CMOS logic interface or opto-
isolators are used. The logic inputs DB11–DB0, A/
B
CS
,
RS
,
SHDN
all contain Schmitt trigger circuits.
DIGITAL INTERFACE
The AD7396/AD7397 has a double-buffered, parallel-data
input. A functional block diagram of the digital section is shown
in Figure 25, while Table I contains the truth table for the logic
control inputs. The chip select (
CS
) and A/
B
pins control load-
ing of data from the data inputs on pins DB11–DB0 into the
internal Input Register. The
CS
active low input places data
into the decoded A/
B
input register. When
CS
returns to logic
high within the data setup-and-hold time specifications the new
value of data in the input register will be latched. See Truth
Table for complete set of conditions. New data can only be
transferred to the corresponding DAC register when its LDx pin
is strobed active low. The LDx inputs are level-sensitive (DAC
Registers are transparent latches) and can be tied active low
相關(guān)PDF資料
PDF描述
AD7396AR 3 V, Parallel Input Dual 12-Bit /10-Bit DACs
AD7415 SMBus/IIC Compatible,10-bit Digital Temperature Sensor in SOT-23(SmBus/IIC兼容,10位數(shù)字溫度傳感器)
AD7416(中文) 10-Bit Low Power Digital Temperature Sensor(10位數(shù)字溫度傳感器)
AD746 Dual Precision, 500 ns Settling, BiFET Op Amp(超低噪音,高速BiFET雙運(yùn)算放大器)
AD7471 1.4us,642μW Micropower12-Bit Parallel ADC(12位高速,低耗,逐次逼近式A/D轉(zhuǎn)換器)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7396AR 功能描述:IC DAC 12BIT PARALLEL 3V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD7396AR-REEL 功能描述:IC DAC 12BIT PARALLEL 3V 24-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD7396ARZ 功能描述:IC DAC 12BIT PARALLEL 3V 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散(最大):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP,8-MSOP(0.118",3.00mm 寬) 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓,單極 采樣率(每秒):* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
AD7396ARZ-REEL 功能描述:IC DAC 12BIT PARALLEL 3V 24-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:47 系列:- 設(shè)置時(shí)間:2µs 位數(shù):14 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:單電源 功率耗散(最大):55µW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:28-SSOP(0.209",5.30mm 寬) 供應(yīng)商設(shè)備封裝:28-SSOP 包裝:管件 輸出數(shù)目和類型:1 電流,單極;1 電流,雙極 采樣率(每秒):*
AD7397 制造商:AD 制造商全稱:Analog Devices 功能描述:3 V, Parallel Input Dual 12-Bit /10-Bit DACs