- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10289 > AD7352BRUZ-RL (Analog Devices Inc)IC ADC DUAL 12BIT 3MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7352BRUZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 5/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| 設(shè)計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7352 (CN0040) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 3M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7352
Rev. A | Page 12 of 20
THEORY OF OPERATION
CIRCUIT INFORMATION
The AD7352 is a high speed, dual, 12-bit, single-supply,
successive approximation analog-to-digital converter (ADC).
The part operates from a 2.5 V power supply and features
throughput rates of up to 3 MSPS.
The AD7352 contains two on-chip differential track-and-hold
amplifiers, two successive approximation ADCs, and a serial
interface with two separate data output pins. The part is housed
in a 16-lead TSSOP, offering the user considerable space-saving
advantages over alternative solutions.
The serial clock input accesses data from the part but also
provides the clock source for each successive approximation
ADC. The AD7352 has an on-chip 2.048 V reference. If an
external reference is desired, the internal reference can be
overdriven with a reference value ranging from (2.048 V +
100 mV) to VDD. If the internal reference is to be used elsewhere
in the system, then the reference output needs to be buffered
first. The differential analog input range for the AD7352 is
VCM ± VREF/2.
The AD7352 features power-down options to allow power
saving between conversions. The power-down feature is
implemented via the standard serial interface, as described
in the Modes of Operation section.
CONVERTER OPERATION
The AD7352 has two successive approximation ADCs, each
show simplified schematics of one of these ADCs in acquisition
phase and conversion phase. The ADC comprises a control
logic, a SAR, and two capacitive DACs. In Figure 14 (the acqui-
sition phase), SW3 is closed, SW1 and SW2 are in Position A,
the comparator is held in a balanced condition, and the sampling
capacitor arrays acquire the differential signal on the input.
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VIN+
VIN–
VREF
07
04
4-
01
2
Figure 14. ADC Acquisition Phase
When the ADC starts a conversion (see Figure 15), SW3 opens
while SW1 and SW2 move to Position B, causing the comparator
to become unbalanced. Both inputs are disconnected once the
conversion begins. The control logic and charge redistribution
DACs are used to add and subtract fixed amounts of charge
from the sampling capacitor arrays to bring the comparator
back into a balanced condition. When the comparator is
rebalanced, the conversion is complete. The control logic
generates the ADC output code. The output impedances of
the sources driving the VIN+ and VIN pins must be matched;
otherwise, the two inputs may have different settling times,
resulting in errors.
CAPACITIVE
DAC
CAPACITIVE
DAC
CONTROL
LOGIC
COMPARATOR
SW3
SW1
A
B
SW2
CS
VIN+
VIN–
VREF
07
044
-01
3
Figure 15. ADC Conversion Phase
ANALOG INPUT STRUCTURE
Figure 16 shows the equivalent circuit of the analog input struc-
ture of the AD7352. The four diodes provide ESD protection for
the analog inputs. Care must be taken to ensure that the analog
input signals never exceed the supply rails by more than 300 mV.
This causes these diodes to become forward biased and start
conducting into the substrate. These diodes can conduct up to
10 mA without causing irreversible damage to the part.
The C1 capacitors in Figure 16 are typically 8 pF and can
primarily be attributed to pin capacitance. The R1 resistors
are lumped components made up of the on resistance of the
switches. The value of these resistors is typically about 30 Ω.
The C2 capacitors are the sampling capacitors of the ADCs
with a capacitance of 32 pF typically.
VDD
C1
D
VIN+
R1 C2
VDD
C1
D
VIN–
R1 C2
07
04
4-
0
15
Figure 16. Equivalent Analog Input Circuit,
Conversion Phase—Switches Open,
Track Phase—Switches Closed
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1407HMSE#TRPBF | IC ADC 12BIT 3MSPS 10-MSOP |
| LTC1854CG#PBF | IC ADC 12BIT 8CH 100KSPS 28SSOP |
| D38999/26MC4AA | CONN HSG PLUG 4POS STRGHT PINS |
| MS27468T13F4P | CONN RCPT 4POS JAM NUT W/PINS |
| MS27467T25F24SLC | CONN HSG PLUG 24POS STRGHT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7352YRUZ | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7352YRUZ-500RL7 | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7352YRUZ-RL | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7356 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC |
| AD7356_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。