- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10289 > AD7352BRUZ-RL (Analog Devices Inc)IC ADC DUAL 12BIT 3MSPS 16TSSOP PDF資料下載
參數(shù)資料
| 型號： | AD7352BRUZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 11/21頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC DUAL 12BIT 3MSPS 16TSSOP |
| 設計資源： | DC-Coupled, Single-Ended-to-Differential Conversion Using AD8138 and AD7352 (CN0040) |
| 標準包裝： | 2,500 |
| 位數(shù)： | 12 |
| 采樣率（每秒）： | 3M |
| 數(shù)據(jù)接口： | DSP，MICROWIRE?，QSPI?，串行，SPI? |
| 轉換器數(shù)目： | 2 |
| 功率耗散（最大）： | 45mW |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 16-TSSOP |
| 包裝： | 帶卷 (TR) |
| 輸入數(shù)目和類型： | 2 個差分，雙極 |
AD7352
Rev. A | Page 18 of 20
SERIAL INTERFACE
Figure 30 shows the detailed timing diagram for serial
interfacing to the AD7352. The serial clock provides the
conversion clock and controls the transfer of information
from the AD7352 during conversion.
The CS signal initiates the data transfer and conversion process.
The falling edge of CS puts the track and hold into hold mode,
at which point the analog input is sampled and the bus is taken
out of three-state. The conversion is also initiated at this point
and requires a minimum of 14 SCLKs to complete. Once
13 SCLK falling edges have elapsed, the track and hold goes
back into track on the next SCLK rising edge, as shown in
at Point B. If a 16-bit data transfer is used on the
AD7352, then two trailing zeros appear after the final LSB. On
the rising edge of
CS, the conversion is terminated and SDATA
and SDATAB go back into three-state. If
A
CS is not brought high,
but is instead held low for an additional 14 SCLK cycles, the
data from the conversion on ADC B is output on SDATAA (see
). Likewise, the data from the conversion on ADC A is
output on SDATAB. In this case, the SDATA line in use goes
back into three-state on the 32nd SCLK falling edge or the rising
edge of
CS, whichever occurs first.
A minimum of 14 serial clock cycles is required to perform
the conversion process and to access data from one conversion
on either data line of the AD7352. CS falling low provides the
leading zero to be read in by the microcontroller or DSP. The
remaining data is then clocked out by subsequent SCLK falling
edges, beginning with a second leading zero. Thus, the first falling
clock edge on the serial clock has the leading zero provided and
also clocks out the second leading zero. The 12-bit result then
follows with the final bit in the data transfer and is valid on the
14th falling edge (having been clocked out on the previous (13th)
falling edge). In applications with a slower SCLK, it may be
possible to read in data on each SCLK rising edge, depending
on the SCLK frequency. With a slower SCLK, the first rising
edge of SCLK after the CS falling edge has the second leading
zero provided, and the 13th rising SCLK edge has DB0 provided.
CS
SCLK
1
5
13
SDATAA
SDATAB
2 LEADING ZEROS
THREE-
STATE
t4
2
34
t5
t3
tQUIET
t2
THREE-STATE
DB11
DB10
DB2
DB0
t6
t7
t8
0
DB1
B
DB9
DB8
t9
tACQUISITION
tCONVERT
07
04
4-
02
4
Figure 30. Serial Interface Timing Diagram
CS
SCLK
1
5
15
SDATAA
THREE-
STATE
t4
2
34
16
t5
t3
t2
THREE-
STATE
t6
t7
14
0
ZERO
DB11B
17
2 LEADING ZEROS
t10
32
DB11A
2 LEADING
ZEROS
DB10A
DB9A
ZERO
2 TRAILING ZEROS
ZERO
2 TRAILING ZEROS
0
704
4-
025
Figure 31. Reading Data from Both ADCs on One SDATA Line with 32 SCLKs
相關PDF資料 |
PDF描述 |
|---|---|
| LTC1407HMSE#TRPBF | IC ADC 12BIT 3MSPS 10-MSOP |
| LTC1854CG#PBF | IC ADC 12BIT 8CH 100KSPS 28SSOP |
| D38999/26MC4AA | CONN HSG PLUG 4POS STRGHT PINS |
| MS27468T13F4P | CONN RCPT 4POS JAM NUT W/PINS |
| MS27467T25F24SLC | CONN HSG PLUG 24POS STRGHT SCKT |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD7352YRUZ | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 其它有關文件:TSA1204 View All Specifications 標準包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應商設備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個單端，單極；2 個差分，單極 產品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD7352YRUZ-500RL7 | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7352YRUZ-RL | 功能描述:IC ADC DUAL 12BIT 3MSPS 16TSSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應商設備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類型:2 個單端，單極 |
| AD7356 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input,Dual,Simultaneous Sampling, 4.25 MSPS, 14-Bit, SAR ADC |
| AD7356_08 | 制造商:AD 制造商全稱:Analog Devices 功能描述:Differential Input, Dual, Simultaneous Sampling, 5 MSPS, 12-Bit, SAR ADC |
發(fā)布緊急采購，3分鐘左右您將得到回復。