- 您現(xiàn)在的位置：買賣IC網 > PDF目錄10756 > AD73311LARSZ (Analog Devices Inc)IC PROCESSOR FRONT END LP 20SSOP PDF資料下載
參數(shù)資料
| 型號： | AD73311LARSZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 28/36頁 |
| 文件大小： | 0K |
| 描述： | IC PROCESSOR FRONT END LP 20SSOP |
| 標準包裝： | 66 |
| 位數(shù)： | 16 |
| 通道數(shù)： | 2 |
| 功率（瓦特）： | 50mW |
| 電壓 - 電源，模擬： | 3V |
| 電壓 - 電源，數(shù)字： | 3V |
| 封裝/外殼： | 20-SSOP（0.209"，5.30mm 寬） |
| 供應商設備封裝： | 20-SSOP |
| 包裝： | 管件 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁當前第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
AD73311
–34–
REV. B
APPENDIX E
DAC Timing Control Example
The AD73311’s DAC is loaded from the DAC register contents
just before the ADC register contents are loaded to the serial
register (SDOFS going high). This default DAC load position
can be advanced in time to occur earlier with respect to the
SDOFS going high. Figure 37 shows an example of the ADC
unload and DAC load sequence. At time t1 the SDOFS is raised
to indicate that a new ADC word is ready. Following the SDOFS
pulse, 16 bits of ADC data are clocked out on SDO in the sub-
sequent 16 SCLK cycles finishing at time t2 where the DSP’s
SPORT will have received the 16-bit word. The DSP may
ADC WORD
DAC WORD
SE
SCLK
SDOFS
SDO
SDIFS
SDI
DAC REGISTER
UPDATE
DAC LOAD
FROM DAC REGISTER
t6
t4
t5
t3
t2
t1
Figure 37. DAC Timing Control
process this information and generate a DAC word to be sent to
the AD73311. Time t3 marks the beginning of the sequence of
sending the DAC word to the AD73311. This sequence ends at
time t4 where the DAC register will be updated from the 16 bits
in the AD73311’s serial register. However, the DAC will not be
updated from the DAC register until time t5 which may not be
acceptable in certain applications. In order to reduce this delay
and load the DAC at time t6, the DAC advance register can be
programmed with a suitable setting corresponding to the
required time advance (refer to Table VIII for details of DAC
Timing Control settings).
相關PDF資料 |
PDF描述 |
|---|---|
| VI-B6N-IV-S | CONVERTER MOD DC/DC 18.5V 150W |
| VE-J3B-MY-F1 | CONVERTER MOD DC/DC 95V 50W |
| VE-J34-MY-F4 | CONVERTER MOD DC/DC 48V 50W |
| VE-J5D-MW-F2 | CONVERTER MOD DC/DC 85V 100W |
| VE-J3D-MY-F2 | CONVERTER MOD DC/DC 85V 50W |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD73311LARSZ-REEL | 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73311LARSZ-REEL7 | 功能描述:IC PROCESSOR FRONT END LP 20SSOP RoHS:是 類別:集成電路 (IC) >> 數(shù)據采集 - 模擬前端 (AFE) 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):- 通道數(shù):2 功率（瓦特）:- 電壓 - 電源，模擬:3 V ~ 3.6 V 電壓 - 電源，數(shù)字:3 V ~ 3.6 V 封裝/外殼:32-VFQFN 裸露焊盤 供應商設備封裝:32-QFN（5x5） 包裝:帶卷 (TR) |
| AD73311LARU | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin TSSOP |
| AD73311LARU-REEL | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin TSSOP T/R |
| AD73311LARU-REEL7 | 制造商:Analog Devices 功能描述:Audio Codec 1ADC / 1DAC 16-Bit 20-Pin TSSOP T/R |
發(fā)布緊急采購，3分鐘左右您將得到回復。