- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8729 > AD7303BRZ-REEL (Analog Devices Inc)IC DAC 8BIT DUAL R-R 8-SOIC PDF資料下載
參數(shù)資料
| 型號： | AD7303BRZ-REEL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 8BIT DUAL R-R 8-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 2,500 |
| 設(shè)置時間： | 1.2µs |
| 位數(shù)： | 8 |
| 數(shù)據(jù)接口： | 串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 功率耗散（最大）： | 6.93mW |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 8-SOIC（0.154"，3.90mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 8-SOIC |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電壓，單極；2 電壓，雙極 |
| 采樣率（每秒）： | 833k |
AD7303
–11–
REV. 0
POWER-ON RESET
The AD7303 has a power-on reset circuit designed to allow output
stability during power-up. This circuit holds the DACs in a reset
state until a write takes place to the DAC. In the reset state all zeros
are latched into the input registers of each DAC, and the DAC reg-
isters are in transparent mode. Thus the output of both DACs are
held at ground potential until a write takes place to the DAC.
POWER-DOWN FEATURES
Two bits in the control section of the 16-bit input word are used to
put the AD7303 into low power mode. DAC A and DAC B can be
powered down separately. When both DACs are powered down,
the current consumption of the device is reduced to less than 1
A,
making the device suitable for use in portable battery powered
equipment. The reference bias servo loop, the output amplifiers
and associated linear circuitry are all shut down when the power-
down is activated. The output sees a load of approximately 23 k
to GND when in power-down mode as shown in Figure 25. The
contents of the data registers are unaffected when in power-down
mode. The time to exit power-down is determined by the nature of
the power-down, if the device is fully powered down the bias gen-
erator is also powered down and the device takes typically 13
s to
exit power-down mode. If the device is only partially powered
down, i.e., only one channel powered down, in this case the bias
generator is active and the time required for the power-down chan-
nel to exit this mode is typically 1.6
s. See Figures 11 and 12.
VO A/B
VDD
11.7k
11.7k
VREF
IDAC
Figure 25. Output Stage During Power-Down
MICROPROCESSOR INTERFACING
AD7303 to ADSP-2101/ADSP-2103 Interface
Figure 26 shows a serial interface between the AD7303 and the
ADSP-2101/ADSP-2103. The ADSP-2101/ADSP-2103 should
be set up to operate in the SPORT Transmit Alternate Framing
Mode. The ADSP-2101/ADSP-2103 SPORT is programmed
through the SPORT control register and should be configured
as follows: Internal Clock Operation, Active Low Framing,
16-Bit Word Length. Transmission is initiated by writing a word
to the Tx register after the SPORT has been enabled. The data
is clocked out on each falling edge of the serial clock and clocked
into the AD7303 on the rising edge of the SCLK.
SCLK
ADSP-2101/
ADSP-2103*
DT
*ADDITIONAL PINS OMITTED FOR CLARITY
SYNC
DIN
SCLK
AD7303*
TFS
Figure 26. AD7303 to ADSP-2101/ADSP-2103 Interface
AD7303 to 68HC11/68L11 Interface
Figure 27 shows a serial interface between the AD7303 and the
68HC11/68L11 microcontroller. SCK of the 68HC11/68L11
drives the CLKIN of the AD7303, while the MOSI output
drives the serial data line of the DAC. The SYNC signal is
derived from a port line (PC7). The setup conditions for cor-
rect operation of this interface are as follows: the 68HC11/
68L11 should be configured so that its CPOL bit is a 0 and its
CPHA bit is a 0. When data is being transmitted to the DAC,
the SYNC line is taken low (PC7). When the 68HC11/68L11 is
configured as above, data appearing on the MOSI output is
valid on the rising edge of SCK. Serial data from the 68HC11/
68L11 is transmitted in 8-bit bytes with only eight falling clock
edges occurring in the transmit cycle. Data is transmitted MSB
first. In order to load data to the AD7303, PC7 is left low after
the first eight bits are transferred, and a second serial write op-
eration is performed to the DAC and PC7 is taken high at the
end of this procedure.
SCLK
68HC11/68L11*
SCK
*ADDITIONAL PINS OMITTED FOR CLARITY
SYNC
DIN
MOSI
AD7303*
PC7
Figure 27. AD7303 to 68HC11/68L11 Interface
AD7303 to 80C51/80L51 Interface
Figure 28 shows a serial interface between the AD7303 and the
80C51/80L51 microcontroller. The setup for the interface is as
follows: TXD of the 80C51/80L51 drives SCLK of the AD7303,
while RXD drives the serial data line of the part. The SYNC
signal is again derived from a bit programmable pin on the port.
In this case port line P3.3 is used. When data is to be transmit-
ted to the AD7303, P3.3 is taken low. The 80C51/80L51 trans-
mits data only in 8-bit bytes; thus only eight falling clock edges
occur in the transmit cycle. To load data to the DAC, P3.3 is
left low after the first eight bits are transmitted, and a second
write cycle is initiated to transmit the second byte of data. P3.3
is taken high following the completion of this cycle. The 80C51/
80L51 outputs the serial data in a format which has the LSB
first. The AD7303 requires its data with the MSB as the first bit
received. The 80C51/80L51 transmit routine should take this
into account.
SCLK
80C51/80L51*
TXD
*ADDITIONAL PINS OMITTED FOR CLARITY
SYNC
SDIN
RXD
AD7303*
P3.3
Figure 28. AD7303 to 80C51/80L51 Interface
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD5433YRUZ-REEL7 | IC DAC 10BIT MULTIPLYING 20TSSOP |
| LTC1664CGN | IC D/A CONV 10BIT QUAD 16-SSOP |
| LTC1662IMS8#TR | IC DAC 10BIT DUAL ULT LPWR 8MSOP |
| AD5623RBRMZ-5REEL7 | IC DAC NANO 12BIT DUAL 10-MSOP |
| AD5623RBRMZ-3REEL7 | IC DAC NANO 12BIT DUAL 10-MSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7303BRZ-REEL7 | 功能描述:IC DAC 8BIT DUAL R-R 8-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:LTC263x 12-, 10-, and 8-Bit VOUT DAC Family 特色產(chǎn)品:LTC2636 - Octal 12-/10-/8-Bit SPI VOUT DACs with 10ppm/°C Reference 標(biāo)準(zhǔn)包裝:91 系列:- 設(shè)置時間:4µs 位數(shù):10 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:8 電壓電源:單電源 功率耗散（最大）:2.7mW 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:14-WFDFN 裸露焊盤 供應(yīng)商設(shè)備封裝:14-DFN-EP（4x3） 包裝:管件 輸出數(shù)目和類型:8 電壓，單極 采樣率（每秒）:* |
| AD7304 | 制造商:AD 制造商全稱:Analog Devices 功能描述:+3 V/+5 V, Rail-to-Rail Quad, 8-Bit DAC |
| AD7304BN | 制造商:Analog Devices 功能描述:IC 8BIT DAC 7304 DIP16 |
| AD7304BNZ | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 8-bit 16-Pin PDIP Tube |
| AD7304BR | 功能描述:IC DAC 8BIT QUAD R-R 16-SOIC RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,400 系列:- 設(shè)置時間:- 位數(shù):18 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:3 電壓電源:模擬和數(shù)字 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:36-TFBGA 供應(yīng)商設(shè)備封裝:36-TFBGA 包裝:帶卷 (TR) 輸出數(shù)目和類型:* 采樣率（每秒）:* |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。