- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10968 > AD725ARZ-RL (Analog Devices Inc)IC ENCODER RGB TO NTSC 16-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD725ARZ-RL |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 2/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER RGB TO NTSC 16-SOIC |
| 標(biāo)準(zhǔn)包裝： | 1,000 |
| 類型： | 視頻編碼器 |
| 應(yīng)用： | RGB 至 NTSC/PAL |
| 電壓 - 電源，數(shù)字： | 4.75 V ~ 5.25 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 16-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 16-SOIC W |
| 包裝： | 帶卷 (TR) |
REV. 0
–10–
AD725
Table I. Timing Description (See Figure 18)
Symbol
Name
Description
NTSC1
PAL2
tSW
Sync Width
Input valid sync width for burst
Min
2.8
s
Min
3.3
s
insertion (user-controlled).
Max
5.3
s
Max
5.4
s
tSB
Sync to Blanking
Minimum sync to color delay
End
(user-controlled).
Min
8.2
s
Min
8.1
s
tSM
Sync to Modulator
Delay to modulator clamp start.
Restore
392 ns
298 ns
tMW
Modulator Restore
Length of modulator offset clamp
Width
(no chroma during this period).
140 ns
113 ns
tSR
Sync to RGB DC
Delay to input clamping start.
Restore
5.4
s
5.6
s
tRW
DC Restore Width
Length of input clamp (no RGB
response during this period).
2.5
s
2.3
s
tSD
Sync to Delay Line
Delay to start of delay line
Reset
clock reset.
5.7
s
5.8
s
tDW
Delay Line Reset
Length of delay line clock reset
Width
(no luma response during this
period), also burst gate.
2.5
s
2.3
s
tSS
Sync Input to Luma
Delay from sync input assertion
Sync Output
to sync in LUMA output.
typ
310 ns
typ
265 ns
tBY
Blanking End to
Delay from RGB input assertion
LUMA Start
to LUMA output response.
typ
340 ns
typ
280 ns
tSC
Sync to Colorburst
Delay from valid horizontal sync
start to CRMA colorburst output.
typ
5.8
s
typ
5.9
s
tBC
Blanking End to
Delay from RGB input assertion
CRMA Start
to CRMA output response.
typ
360 ns
typ
300 ns
NOTES
1Input clock = 14.318180 MHz, STND pin = logic high.
2Input cock = 17.734475 MHz, STND pin = logic low.
tSW
tSB
tSM
tMW
tSR
tRW
tSD
tDW
tSS
tBY
tSC
tBC
HSYNC/VSYNC
(USER INPUTS)
RIN/GIN BIN
(USER INPUTS)
MODULATOR
RESTORE
INPUT
CLAMPS
BURST FLAG/
DELAY LINE RESET
LUMA
CRMA
Figure 18. Timing Diagram (Not to Scale)
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-BT3-IW-B1 | CONVERTER MOD DC/DC 24V 100W |
| VI-B5X-IX-B1 | CONVERTER MOD DC/DC 5.2V 75W |
| VI-B5V-IX-B1 | CONVERTER MOD DC/DC 5.8V 75W |
| AD723ARUZ-REEL | IC ENCODER RGB-NTSC/PAL 28-TSSOP |
| VI-B5T-IX-B1 | CONVERTER MOD DC/DC 6.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD725ATQ | 制造商:Analog Devices 功能描述: |
| AD725EB | 制造商:Analog Devices 功能描述: |
| AD725-EB | 制造商:Analog Devices 功能描述:LOW COST RGB TO NTSC/PAL ENCODER W/ LUMA TRAP PORT - Bulk |
| AD725-EBZ | 制造商:Analog Devices 功能描述:EVALUATION BOARDS - Bulk |
| AD7262 | 制造商:AD 制造商全稱:Analog Devices 功能描述:1 MSPS, 12-Bit, Simultaneous Sampling SAR ADC with PGA and Four Comparators |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。