參數(shù)資料
型號: AD723ARUZ
廠商: Analog Devices Inc
文件頁數(shù): 19/20頁
文件大?。?/td> 0K
描述: IC ENCODER RGB-NTSC/PAL 28-TSSOP
標準包裝: 50
類型: 視頻編碼器
應用: 照相機,互聯(lián)網(wǎng)設備,機頂盒
電壓 - 電源,數(shù)字: 2.7 V ~ 5.5 V
安裝類型: 表面貼裝
封裝/外殼: 28-TSSOP(0.173",4.40mm 寬)
供應商設備封裝: 28-TSSOP
包裝: 管件
產(chǎn)品目錄頁面: 788 (CN2011-ZH PDF)
REV. 0
AD723
–8–
THEORY OF OPERATION
The AD723 is a predominantly analog design, with digital logic
control of timing. This timing logic is driven by an external
frequency reference at four times the color subcarrier frequency,
input into the 4FSC pin of the AD723. This frequency should
be 14.318 180 MHz for NTSC encoding, and 17.734 475 MHz
for PAL encoding. The 4FSC input accepts standard 3 V CMOS
logic levels. The duty cycle of this input clock is not critical, but
a fast-edged clock should be used to prevent excessive jitter in
the timing.
The AD723 accepts two common sync standards, composite
sync or separate horizontal and vertical syncs. To use an exter-
nal composite sync, a logic high signal is input to the VSYNC
pin and the composite sync is input to the HSYNC pin. If sepa-
rate horizontal and vertical syncs are available, the horizontal
sync can be input to the HSYNC pin and vertical sync to the
VSYNC pin. Internally, the device XNORs the two sync inputs
to combine them into one negative-going composite sync.
The AD723 detects the falling sync pulse edges, and times their
width. A sync pulse of standard horizontal width will cause the
insertion of a colorburst vector into the chroma modulators at
the proper time. A sync pulse outside the detection range will
cause suppression of the color burst, and the device will enter its
vertical blanking mode. During this mode, the on-chip RC time
constants are verified using the input frequency reference, and
the filter cutoff frequencies are retuned as needed.
The component color inputs, RIN, GIN, and BIN, receive
analog signals specifying the desired active video output. The
full-scale range of the inputs is 0.714 mV (for either NTSC
or PAL operation). External black level is not important as
these inputs are terminated externally, and then ac-coupled to
the AD723.
The AD723 contains on-chip RGB input clamps to restore the
dc level on-chip to match its single supply signal path. This dc
restore timing is coincident with the burst flag, starting approxi-
mately 5.5 ms after the falling sync edge and lasting for 2.5 ms.
During this time, the device should be driven with a black input.
Following the dc clamps, the RGB inputs are buffered and
split into two signal paths for constructing the luminance and
chrominance outputs.
Luminance Signal Path
The luminance path begins with the luma (Y) matrix. This
matrix combines the RGB inputs to form the brightness infor-
mation in the output video. The inputs are combined by the
standard transformation
Y = 0.299
× R + 0.587 × G + 0.114 × B
This equation describes the sensitivity of the human eye to the
individual component colors, combining them into one value of
brightness. The equation is balanced so that full-scale RGB
inputs give a full-scale Y output.
Following the luma matrix, the composite sync is added. The
user-supplied sync (from the HSYNC and VSYNC inputs) is
latched into the AD723 at half the master clock rate, gating a
sync pulse into the luminance signal. With the exception of
transitioning on the clock edges, the output sync timing will be
in the same format as the input sync timing.
In order to be time-aligned with the filtered chrominance signal
path, the luma signal must be delayed before it is output. The
AD723 uses a sampled delay line to achieve this delay.
Following the luma matrix, and prior to this delay line, a prefilter
removes higher frequencies from the luma signal to prevent
aliasing by the sampled delay line. This four-pole Bessel low-
pass filter has a –3 dB frequency of 8 MHz for NTSC, 10 MHz
for PAL. This bandwidth is high to leave margin for subsequent
filters which combine to set the overall luma –3 dB bandwidth. A
fourth order filter ensures adequate rejection at high frequencies.
4-POLE
LPF
CSYNC
Y
DC
CLAMP
4-POLE
LPF
LUMINANCE
8FSC CLK
LUMA
DELAY LINE
RIN
COMPOSITE
LUMA
TRAP
GND
TRIPLE INPUT
TERMINATION
CURRENT OUTPUT DRIVERS
WITH SMART LOAD DETECT
Y
Y TRAP
CV
C
RT
4-POLE
LPF
4-POLE
LPF
BURST
U
V
DC
CLAMP
4FSC
HSYNC
VSYNC
BURST
STND
CSYNC
GIN
BIN
DC
CLAMP
BALANCED
MODULATORS
CHROMINANCE
SYNC
SEPARATOR
RGB-TO-YUV
ENCODING
MATRIX
4-POLE
LPF
QUADRATURE
DECODER
GND
FSC
SIN
COS
YSET
CSET
CVSET
GAIN SET
RESISTORS
TV DETECT
CE
AD723
TERM
GT
BT
Figure 2. Functional Block Diagram
相關PDF資料
PDF描述
VE-B5L-IX-B1 CONVERTER MOD DC/DC 28V 75W
MK20DX128VLF5 IC ARM CORTEX MCU 128KB 48LQFP
VE-B5K-IX-B1 CONVERTER MOD DC/DC 40V 75W
MCF51JE256VLL IC MCU 32BIT 256K FLASH 100LQFP
VE-B5K-IW-B1 CONVERTER MOD DC/DC 40V 100W
相關代理商/技術參數(shù)
參數(shù)描述
AD723ARUZ-REEL 功能描述:IC ENCODER RGB-NTSC/PAL 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
AD723ARUZ-REEL7 功能描述:IC ENCODER RGB-NTSC/PAL 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器,解碼器,轉(zhuǎn)換器 系列:- 產(chǎn)品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源,模擬:- 電壓 - 電源,數(shù)字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799
AD723-EVAL 制造商:Analog Devices 功能描述:AD723 EVALUATION BOARD - Bulk
AD723WARUZ-RL7 功能描述:RGB to NTSC/PAL Encoder IC Video 28-TSSOP 制造商:analog devices inc. 系列:- 包裝:剪切帶(CT) 零件狀態(tài):有效 類型:RGB 轉(zhuǎn) NTSC/PAL 編碼器 應用:視頻 電壓 - 電源,模擬:2.7 V ~ 5.5 V 電壓 - 電源,數(shù)字:2.7 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-TSSOP(0.173",4.40mm 寬) 供應商器件封裝:28-TSSOP 標準包裝:1
AD724 制造商:AD 制造商全稱:Analog Devices 功能描述:RGB to NTSC/PAL Encoder