- 您現在的位置：買賣IC網 > PDF目錄10973 > AD723ARUZ (Analog Devices Inc)IC ENCODER RGB-NTSC/PAL 28-TSSOP PDF資料下載
參數資料
| 型號： | AD723ARUZ |
| 廠商： | Analog Devices Inc |
| 文件頁數： | 11/20頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ENCODER RGB-NTSC/PAL 28-TSSOP |
| 標準包裝： | 50 |
| 類型： | 視頻編碼器 |
| 應用： | 照相機，互聯(lián)網設備，機頂盒 |
| 電壓 - 電源，數字： | 2.7 V ~ 5.5 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-TSSOP（0.173"，4.40mm 寬） |
| 供應商設備封裝： | 28-TSSOP |
| 包裝： | 管件 |
| 產品目錄頁面： | 788 (CN2011-ZH PDF) |
REV. 0
AD723
–19–
HSYNC
VSYNC
CSYNC
Figure 14. Sync Logic Levels (Equalization and Serration Pulses Not Shown)
SYNCHRONIZING SIGNALS
The AD723 requires explicit horizontal and vertical synchroniz-
ing signals for proper operation. This information cannot and
should not be incorporated in any of the RGB signals. However,
the synchronizing information can be provided as either separate
horizontal (HSYNC) and vertical (VSYNC) signals or as a single
composite sync (CSYNC) signal.
Internally the AD723 requires a composite sync logic signal that
is mostly high and goes low during horizontal sync time. The
vertical interval will have an inverted duty cycle from this. This
signal should occur at the output of an on-chip XNOR gate on
the AD723 whose two inputs are HSYNC (Pin 15) and VSYNC
(Pin 16). There are several options for meeting these conditions.
The first is to have separate signals for HSYNC and VSYNC.
Each should be mostly low and then high-going during their
respective time of assertion. This is the convention used by RGB
monitors for most PCs. The proper composite sync signal will
be produced by the on-chip XNOR gate when using these inputs.
If a composite sync signal is already available, it can be input
into HSYNC (Pin 15), while VSYNC (Pin 16) can be used to
change the polarity. (In actuality, HSYNC and VSYNC are
interchangeable since they are symmetric inputs to a two-
input gate).
If the composite sync input is mostly high and then low going
for active HSYNC time (and inverted duty cycle during VSYNC),
then it is already of the proper polarity. Pulling VSYNC high,
while inputting the composite sync signal to HSYNC will pass
this signal though the XNOR gate without inversion.
On the other hand, if the composite sync signal is the opposite
polarity as described above, pulling VSYNC low will cause the
XNOR gate to invert the signal. This will make it the proper
polarity for use inside the AD723. These logic conditions are
illustrated in Figure 14.
相關PDF資料 |
PDF描述 |
|---|---|
| VE-B5L-IX-B1 | CONVERTER MOD DC/DC 28V 75W |
| MK20DX128VLF5 | IC ARM CORTEX MCU 128KB 48LQFP |
| VE-B5K-IX-B1 | CONVERTER MOD DC/DC 40V 75W |
| MCF51JE256VLL | IC MCU 32BIT 256K FLASH 100LQFP |
| VE-B5K-IW-B1 | CONVERTER MOD DC/DC 40V 100W |
相關代理商/技術參數 |
參數描述 |
|---|---|
| AD723ARUZ-REEL | 功能描述:IC ENCODER RGB-NTSC/PAL 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| AD723ARUZ-REEL7 | 功能描述:IC ENCODER RGB-NTSC/PAL 28-TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 編碼器，解碼器，轉換器 系列:- 產品變化通告:Development Systems Discontinuation 26/Apr/2011 標準包裝:1 系列:- 類型:編碼器 應用:DVB-S.2 系統(tǒng) 電壓 - 電源，模擬:- 電壓 - 電源，數字:- 安裝類型:- 封裝/外殼:模塊 供應商設備封裝:模塊 包裝:散裝 其它名稱:Q4645799 |
| AD723-EVAL | 制造商:Analog Devices 功能描述:AD723 EVALUATION BOARD - Bulk |
| AD723WARUZ-RL7 | 功能描述:RGB to NTSC/PAL Encoder IC Video 28-TSSOP 制造商:analog devices inc. 系列:- 包裝:剪切帶（CT） 零件狀態(tài):有效 類型:RGB 轉 NTSC/PAL 編碼器 應用:視頻 電壓 - 電源，模擬:2.7 V ~ 5.5 V 電壓 - 電源，數字:2.7 V ~ 5.5 V 安裝類型:表面貼裝 封裝/外殼:28-TSSOP（0.173"，4.40mm 寬） 供應商器件封裝:28-TSSOP 標準包裝:1 |
| AD724 | 制造商:AD 制造商全稱:Analog Devices 功能描述:RGB to NTSC/PAL Encoder |
發(fā)布緊急采購，3分鐘左右您將得到回復。