FAST SETTLING MODE (SINC3 FILTER) In fa" />
參數(shù)資料
型號(hào)： AD7193BCPZ-RL7
廠(chǎng)商： Analog Devices Inc
文件頁(yè)數(shù)： 47/57頁(yè)
文件大?。?/td> 0K
描述： IC ADC 24BIT SPI 4.8KHZ 32LFCSP
標(biāo)準(zhǔn)包裝： 1,500
位數(shù)： 24
采樣率（每秒）： 4.8k
數(shù)據(jù)接口： DSP，MICROWIRE?，QSPI?，串行，SPI?
轉(zhuǎn)換器數(shù)目： 1
電壓電源： 模擬和數(shù)字
工作溫度： -40°C ~ 105°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 32-WFQFN 裸露焊盤(pán)，CSP
供應(yīng)商設(shè)備封裝： 32-LFCSP-WQ（5x5）
包裝： 帶卷 (TR)
輸入數(shù)目和類(lèi)型： 4 個(gè)差分，單極；4 個(gè)差分，雙極；8 個(gè)偽差分，單極；8 個(gè)偽差分，雙極
AD7193
Data Sheet
Rev. D | Page 50 of 56
FAST SETTLING MODE (SINC3 FILTER)
In fast settling mode, the settling time is close to the inverse of
the first filter notch. Therefore, the user can achieve 50 Hz and/or
60 Hz rejection at an output data rate close to 1/50 Hz or 1/60 Hz.
The settling time is equal to 1/output data rate. Therefore, the
conversion time is constant when converting on a single channel
or when converting on several channels. There is no added
latency when switching channels.
The fast settling mode is enabled using Bit AVG1 and Bit AVG0
in the mode register. A postfilter is included after the sinc4 filter.
The postfilter averages by 2, 8, or 16, depending on the settings
of the AVG1 and AVG0 bits.
SINC3/SINC4
POST FILTER
MODULATOR
ADC
CHOP
083
67
-05
5
Figure 61. Fast Settling Mode, Sinc3 Filter
Output Data Rate and Settling Time, Sinc3 Filter
With chop disabled, the output data rate is
fADC = fCLK/((3 + Avg – 1) × 1024 × FS[9:0])
fADC is the output data rate.
fCLK is master clock (4.92 MHz nominal).
Avg is the average.
FS[9:0] is the decimal equivalent of Bit FS9 to Bit FS0 in the
mode register.
If AVG1 = AVG0 = 0, the fast settling mode is not enabled.
In this case, the preceding equation is not relevant.
The settling time is equal to
tSETTLE = 1/fADC
Table 35 lists some sample FS words and the corresponding
output data rates and settling times.
Table 35. Examples of Output Data Rates and the
Corresponding Settling Time (Fast Settling Mode, Sinc3)
FS[9:0]
Average
Output Data Rate (Hz)
Settling Time (ms)
96
16
2.78
360
30
16
8.9
112.5
6
16
44.44
22.5
5
16
53.3
18.75
If the analog input channel is changed, there is no additional
delay in generating valid conversions and the device functions
as a zero latency ADC.
CHANNEL
CONVERSIONS
CHANNEL A
CH A
CH B
CHANNEL B
1/
fADC
CH B
0
83
67
-0
56
Figure 62. Fast Settling, Sinc3 Filter
When the device is converting on a single channel and a step
change occurs on the analog input, the ADC does not detect
the change and continues to output conversions. When the step
change is synchronized with the conversion, only fully settled
results are output from the ADC. However, if the step change is
asynchronous to the conversion process, one intermediate result
is not completely settled (see Figure 63).
ANALOG
INPUT
ADC
OUTPUT
VALID
1/
fADC
0
83
67
-0
57
Figure 63. Step Change on Analog Input, Sinc3 Filter
50 Hz/60 Hz Rejection, Sinc3 Filter
Figure 64 shows the frequency response when FS[9:0] is set to 6
and the postfilter averages by 16. This gives an output data rate
of 44.44 Hz when the master clock is 4.92 MHz. The sinc filter
places the first notch at
fNOTCH = fCLK/(1024 × FS[9:0])
The postfiltering places notches at fNOTCH/Avg (Avg is the amount
of averaging) and multiples of this frequency. Therefore, when
FS[9:0] is set to 6 and the postfilter averaging is 16, a notch is
placed at 800 Hz due to the sinc filter and notches are placed at
50 Hz and multiples of 50 Hz due to the postfilter.
The notch at 50 Hz is a first-order notch. Therefore, the notch is
not wide. This means that the rejection at 50 Hz exactly is good,
assuming a stable 4.92 MHz master clock. However, in a band of
50 Hz ± 1 Hz, the rejection degrades significantly. The rejection at
50 Hz ± 0.5 Hz is 40 dB minimum, assuming a stable clock; there-
fore, a good master clock source is recommended when using fast
settling mode.
08
36
7-
0
53
–120
–110
–100
–90
–80
–70
–60
–50
–40
–30
–20
–10
0
306090
120
150
FREQUENCY (Hz)
F
IL
T
E
R
GA
IN
(
d
B
)
Figure 64. Filter Response for Average + Decimate Filter
(Sinc3 Filter, FS[9:0] = 6, Average by 16)
相關(guān)PDF資料
PDF描述
VI-27T-MX-S CONVERTER MOD DC/DC 6.5V 75W
MS27497E10A99SA CONN RCPT 7POS WALL MNT W/SCKT
AD7193BCPZ-RL IC ADC 24BIT SPI 4.8KHZ 32LFCSP
AD7898AR-3REEL7 IC ADC 12BIT SRL HS 5V 8-SOIC
VI-2TW-MX-S CONVERTER MOD DC/DC 5.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD7193BRUZ 功能描述:IC ADC 24BIT SPI 4.8K 28-TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1 系列:microPOWER™ 位數(shù):8 采樣率（每秒）:1M 數(shù)據(jù)接口:串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:- 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 125°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-VFQFN 裸露焊盤(pán) 供應(yīng)商設(shè)備封裝:24-VQFN 裸露焊盤(pán)（4x4） 包裝:Digi-Reel® 輸入數(shù)目和類(lèi)型:8 個(gè)單端，單極 產(chǎn)品目錄頁(yè)面:892 (CN2011-ZH PDF) 其它名稱(chēng):296-25851-6
AD7193BRUZ 制造商:Analog Devices 功能描述:IC ADC 24BIT 4.8KHZ TSSOP-28
AD7193BRUZ-REEL 功能描述:IC ADC 24BIT SPI 4.8KHZ 28TSSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):16 采樣率（每秒）:45k 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:315mW 電壓電源:模擬和數(shù)字 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:28-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:28-SOIC W 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:2 個(gè)單端，單極
AD7194 制造商:AD 制造商全稱(chēng):Analog Devices 功能描述:8-Channel, 4.8 kHz, Ultralow Noise, 24-Bit Sigma-Delta ADC with PGA
AD7194BCPZ 功能描述:IC ADC 24BIT SPI 4.8K 32-LFCSP RoHS:是 類(lèi)別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:1,000 系列:- 位數(shù):12 采樣率（每秒）:300k 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:75mW 電壓電源:單電源 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:24-SOIC（0.295"，7.50mm 寬） 供應(yīng)商設(shè)備封裝:24-SOIC 包裝:帶卷 (TR) 輸入數(shù)目和類(lèi)型:1 個(gè)單端，單極；1 個(gè)單端，雙極
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*