- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10698 > AD7171BCPZ-500RL7 (Analog Devices Inc)IC ADC 16BIT SER 125HZ 10LFCSP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD7171BCPZ-500RL7 |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 3/16頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 16BIT SER 125HZ 10LFCSP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 16 |
| 采樣率（每秒）： | 125 |
| 數(shù)據(jù)接口： | 串行，SPI? |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 105°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 10-WFDFN 裸露焊盤，CSP |
| 供應(yīng)商設(shè)備封裝： | 10-LFCSP-WD（3x3） |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
| 產(chǎn)品目錄頁(yè)面： | 777 (CN2011-ZH PDF) |
| 其它名稱： | AD7171BCPZ-500RL7DKR |
第1頁(yè)第2頁(yè)當(dāng)前第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
Data Sheet
AD7171
Rev. A | Page 11 of 16
DATA OUTPUT CODING
The AD7171 uses offset binary coding. Therefore, a negative
full-scale voltage results in a code of 000...000, a zero differential
input voltage results in a code of 100...000, and a positive full-
scale input voltage results in a code of 111...111. The output
code for any analog input voltage can be represented as
Code = 2N – 1 × [(VINx/VREF) + 1]
where:
VINx is the analog input voltage.
N = 16 for the AD7171.
REFERENCE
The AD7171 has a fully differential input capability for the
channel. The common-mode range for these differential inputs
is GND to VDD. The reference input is unbuffered; therefore,
excessive R-C source impedances introduce gain errors. The
reference voltage REFIN (REFIN(+) REFIN()) is VDD
nominal, but the AD7171 is functional with reference voltages
of 0.5 V to VDD. In applications where the excitation (voltage or
current) for the transducer on the analog input also drives the
reference voltage for the part, the effect of the low frequency
noise in the excitation source is removed because the application
is ratiometric. If the AD7171 is used in a nonratiometric
application, a low noise reference should be used.
Recommended 2.5 V reference voltage sources for the AD7171
power references. Also note that the reference inputs provide a
high impedance, dynamic load. Because the input impedance of
each reference input is dynamic, resistor/capacitor combinations
on these inputs can cause dc gain errors, depending on the output
impedance of the source that is driving the reference inputs.
Reference voltage sources such as those recommended above
(the ADR391, for example) typically have low output impedances
and are, therefore, tolerant to decoupling capacitors on REFIN(+)
without introducing gain errors in the system. Deriving the
reference input voltage across an external resistor means that
the reference input sees a significant external source impedance.
External decoupling on the REFIN(±) pins is not recommended
in this type of circuit configuration.
DIGITAL INTERFACE
The serial interface of the AD7171 consists of two signals: SCLK
and DOUT/RDY. SCLK is the serial clock input for the device,
and data transfers occur with respect to the SCLK signal. The
DOUT/RDY pin is dual purpose: it functions as a data ready
pin and as a data out pin. DOUT/RDY goes low when a new
data-word is available in the output register. A 24-bit word is
placed on the DOUT/RDY pin when sufficient SCLK pulses are
applied. This consists of a 16-bit conversion result followed by
eight status bits. Table 8 shows the functions of the status bits.
RDY: ready bit. This bit is set low to indicate that a conversion
is available.
0
: This bit is set to 0.
ERR:
This bit is set to 1 if an error occurred during the
conversion. An error occurs when the analog input is outside
range.
ID1, ID0
: ID bits. These bits indicate the ID number for the
AD7171. Bit ID1 is set to 0 and bit ID0 is set to 1 for the
AD7171.
PAT2, PAT1, PAT0
: status pattern bits. They are set to 101 by
default. When the user reads the data from the AD7171, a
pattern check can be performed. If the PAT2 to PAT0 bits are
different from their default values, the serial transfer from the
ADC was not performed correctly.
Table 8. Status Bits
RDY
0
ERR
ID1
ID0
PAT2
PAT1
PAT0
DOUT/RDY is reset high when the conversion is read. If the
conversion is not read, DOUT/RDY goes high prior to the data
register update to indicate when not to read from the device.
This ensures that a read operation is not attempted while the
register is being updated. Each conversion can be read only
once. The data register is updated for every conversion. So,
when a conversion is complete, the serial interface is reset, and
the new conversion is placed in the data register. Therefore, the
user must ensure that the complete word is read before the next
conversion is complete.
When PDRST is low, the DOUT/RDY pin is tristated. When
PDRST is taken high, the internal clock requires 1 ms, approx-
imately, to power up. Following this, the ADC continuously
converts. The first conversion requires the complete settling
time (see Figure 4). DOUT/RDY goes high when PDRST is
taken high and returns low only when a conversion is available.
The ADC then converts continuously, subsequent conversions
being available at 125 Hz. Figure 3 shows the timing for a read
operation from the AD7171.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-21Z-MX-B1 | CONVERTER MOD DC/DC 2V 30W |
| ISL83491IBZ | TXRX RS-485/422 3.3V LP 14-SOIC |
| VI-21Z-MW-B1 | CONVERTER MOD DC/DC 2V 40W |
| ICL3221CVZ | IC TXRX SGL RS232 3-5.5V 16TSSOP |
| VI-21Y-MX-B1 | CONVERTER MOD DC/DC 3.3V 49.5W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD7171BCPZ-REEL7 | 功能描述:IC ADC 16BIT SER 125HZ 10LFCSP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標(biāo)準(zhǔn)包裝:2,500 系列:- 位數(shù):16 采樣率（每秒）:15 數(shù)據(jù)接口:MICROWIRE?，串行，SPI? 轉(zhuǎn)換器數(shù)目:1 功率耗散（最大）:480µW 電壓電源:單電源 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:38-WFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:38-QFN（5x7） 包裝:帶卷 (TR) 輸入數(shù)目和類型:16 個(gè)單端，雙極；8 個(gè)差分，雙極 配用:DC1011A-C-ND - BOARD DELTA SIGMA ADC LTC2494 |
| AD7172-2BRUZ | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:管件 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):2，4 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:62 |
| AD7172-2BRUZ-RL | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):2，4 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:2,500 |
| AD7172-2BRUZ-RL7 | 功能描述:24 Bit Analog to Digital Converter 2, 4 Input 1 Sigma-Delta 24-TSSOP 制造商:analog devices inc. 系列:- 包裝:帶卷（TR） 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):2，4 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:24-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商器件封裝:24-TSSOP 標(biāo)準(zhǔn)包裝:1,000 |
| AD7172-4BCPZ | 功能描述:24 Bit Analog to Digital Converter 4, 8 Input 1 Sigma-Delta 32-LFCSP-WQ (5x5) 制造商:analog devices inc. 系列:- 包裝:托盤 零件狀態(tài):有效 位數(shù):24 采樣率（每秒）:31.25k 輸入數(shù):4，8 輸入類型:差分，單端 數(shù)據(jù)接口:SPI，DSP 配置:MUX-ADC 無(wú)線電 - S/H:ADC:- A/D 轉(zhuǎn)換器數(shù):1 架構(gòu):三角積分 參考類型:外部， 內(nèi)部 電壓 - 電源，模擬:2 V ~ 5.5 V 電壓 - 電源，數(shù)字:2 V ~ 5.5 V 特性:- 工作溫度:-40°C ~ 105°C 封裝/外殼:32-WFQFN 裸露焊盤，CSP 供應(yīng)商器件封裝:32-LFCSP-WQ（5x5） 標(biāo)準(zhǔn)包裝:1 |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。