- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373892 > AD698SQ (ANALOG DEVICES INC) ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% PDF資料下載
參數(shù)資料
| 型號： | AD698SQ |
| 廠商： | ANALOG DEVICES INC |
| 元件分類： | 位置變換器 |
| 英文描述： | ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84% |
| 中文描述： | SIGNAL CONDITIONER, CDIP24 |
| 封裝： | DOUBLE WIDTH, CERAMIC, DIP-24 |
| 文件頁數(shù)： | 3/12頁 |
| 文件大?。?/td> | 228K |
| 代理商： | AD698SQ |
AD698
REV. B
–3–
NOT ES
1
A and B represent the Mean Average Deviation (MAD) of the detected sine waves V
A
and V
B
. T he polarity of V
OUT
is affected by the sign of the A comparator, i.e.,
multiply V
×
+1 for A
> A
, and V
×
–1 for A
> A
.
2
Nonlinearity of the AD698 only in units of ppm of full scale. Nonlinearity is defined as the maximum measured deviation of the AD698 output voltage from a
straight line. T he straight line is determined by connecting the maximum produced full-scale negative voltage with the maximum produced full-scale positive voltage.
3
See T ransfer Function.
4
For example, if the excitation to the primary changes by 1 dB, the gain of the system will change by typically 100 ppm.
5
Output ripple is a function of the AD698 bandwidth determined by C1 and C2. A 1000 pF capacitor should be connected in parallel with R2 to reduce the output
ripple. See Figures 7, 8 and 13.
6
R1 is shown in Figures 7, 8 and 13.
7
Excitation voltage drift is not an important specification because of the ratiometric operation of the AD698.
8
From T
to T
the overall error due to the AD698 alone is determined by combining gain error, gain drift and offset drift. For example, the typical overall
error for the AD698AP from T
to T
is calculated as follows: Overall Error = Gain Error at +25
°
C (
±
0.2% Full Scale) + Gain Drift from –40
°
C to +25
°
C
(20 ppm/
°
C
×
65
°
C) + Offset Drift from –40
°
C to +25
°
C (5 ppm/
°
C
×
65
°
C) =
±
0.36% of full scale. Note that 1000 ppm of full scale equals 0.1% of full scale.
Specifications subject to change without notice.
Specifications shown in
boldface
are tested on all production units at final electrical test. Results from those tested are used to calculate outgoing quality levels.
All min and max specifications are guaranteed, although only those shown in
boldface
are tested on all production units.
ORDE RING GUIDE
Model
Package Description
Package Option
AD698AP
AD698SQ
28-Pin PLCC
24-Pin Double Cerdip
P-28A
Q-24A
CONNE CT ION DIAGRAMS
28-Pin PLCC
7
8
9
10
11
5
6
28
27
26
1
2
3
4
21
22
23
24
25
19
20
12 13
14 15
16 17
18
TOP VIEW
(Not to Scale)
LEV1
LEV2
FREQ1
NC
NC
SIG REF
SIG OUT
FEEDBACK
OUT FILT
NC = NO CONNECT
AD698
BFILT1
BFILT2
AFILT1
AFILT2
+
FREQ2
N
E
E
–
S
+
S
–
O
O
24-Pin Cerdip
13
16
15
14
24
23
22
21
20
19
18
17
TOP VIEW
(Not to Scale)
12
11
10
9
8
1
2
3
4
7
6
5
AD698
–V
S
EXC1
SIG REF
OFFSET2
OFFSET1
+V
S
EXC2
LEV1
OUT FILT
FEEDBACK
SIG OUT
LEV2
FREQ1
FREQ2
BFILT1
BFILT2
–BIN
–ACOMP
AFILT2
AFILT1
+BIN
–AIN
+ACOMP
+AIN
WARNING!
ESD SENSITIVE DEVICE
C AUT ION
ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily
accumulate on the human body and test equipment and can discharge without detection.
Although the AD698 features proprietary ESD protection circuitry, permanent damage may
occur on devices subjected to high energy electrostatic discharges. T herefore, proper ESD
precautions are recommended to avoid performance degradation or loss of functionality.
ABSOLUT E MAX IMUM RAT INGS
T otal Supply Voltage (+V
S
to –V
S
) . . . . . . . . . . . . . . . . . 36 V
Storage T emperature Range
P Package . . . . . . . . . . . . . . . . . . . . . . . . . –65
°
C to +150
°
C
Q Package . . . . . . . . . . . . . . . . . . . . . . . . –65
°
C to +150
°
C
Operating T emperature Range
AD698SQ . . . . . . . . . . . . . . . . . . . . . . . . –55
°
C to +125
°
C
AD698AP . . . . . . . . . . . . . . . . . . . . . . . . . –40
°
C to +85
°
C
Lead T emperature Range (Soldering 60 sec) . . . . . . . . +300
°
C
Power Dissipation Derates above +65
°
C
P Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 mW/
°
C
Q Package . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12 mW/
°
C
T HE RMAL CHARACT E RIST ICS
θ
JC
θ
JA
P Package 30
°
C/W
60
°
C/W
Q Package 26
°
C/W
62
°
C/W
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| AD7001 | M83723 14C 14#16 SKT RECP |
| AD7001AS | M83723 31C 31#20 SKT RECP |
| AD7002 | M83723 4C 4#12 PIN RECP |
| AD7002AS | LC2MOS GSM Baseband I/O Port |
| AD7008 | M83723 3C 3#16 SKT PLUG |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD-6B | 制造商:Altas 功能描述: |
| AD6C101 | 制造商:SSOUSA 制造商全稱:SSOUSA 功能描述:1 Form A Solid State Relay |
| AD6C101Q1STR | 制造商:SOLID STAT 功能描述:NEW |
| AD6C111 | 制造商:SSOUSA 制造商全稱:SSOUSA 功能描述:1 Form A Solid State Relay |
| AD6C111-E | 制造商:SSOUSA 制造商全稱:SSOUSA 功能描述:1 Form A Solid State Relay |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。