參數(shù)資料
型號: AD670KN
廠商: ANALOG DEVICES INC
元件分類: ADC
英文描述: Low Cost Signal Conditioning 8-Bit ADC
中文描述: 2-CH 8-BIT SUCCESSIVE APPROXIMATION ADC, PARALLEL ACCESS, PDIP20
封裝: PLASTIC, DIP-20
文件頁數(shù): 7/12頁
文件大?。?/td> 364K
代理商: AD670KN
AD670
REV. A
–7–
Table III. AD670 TIMING SPECIFICATIONS
@ +25
8
C
Typ
Symbol
Parameter
Min
Max
Units
WRITE/CONVERT START MODE
t
W
Write/Start Pulse Width
t
DS
Input Data Setup Time
t
DH
Input Data Hold
t
RWC
Read/Write Setup Before Control
t
DC
Delay to Convert Start
t
C
Conversion Time
300
200
10
0
ns
ns
ns
ns
ns
μ
s
700
10
READ MODE
t
R
t
SD
t
TD
t
DH
t
DT
t
RT
Read Time
Delay from Status Low to Data Read
Bus Access Time
Data Hold Time
Output Float Delay
R/
W
before
CE
or
CS
low
250
ns
ns
ns
ns
ns
ns
250
250
200
25
150
0
Boldface indicates parameters tested 100% unless otherwise noted. See Specifications page for explanation.
6b. Bipolar
6c. Full Scale (Unipolar)
Figure 6. Transfer Curves
CONTROL AND TIMING OF THE AD670
Control Logic
The AD670 contains on-chip logic to provide conversion and
data read operations from signals commonly available in micro-
processor systems. Figure 7 shows the internal logic circuitry of
the AD670. The control signals,
CE
,
CS
, and R/
W
control the
operation of the converter. The read or write function is deter-
mined by R/
W
when both
CS
and
CE
are low as shown in
Table II. If all three control inputs are held low longer than the
conversion time, the device will continuously convert until one
input,
CE
,
CS
, or R/
W
is brought high. The relative timing of
these signals is discussed later in this section.
Figure 7. Control Logic Block Diagram
Table II. AD670 Control Signal Truth Table
R/
W
CS
CE
OPERATION
0
1
X
X
0
0
X
1
0
0
1
X
WRITE/CONVERT
READ
NONE
NONE
Timing
The AD670 is easily interfaced to a variety of microprocessors
and other digital systems. The following discussion of the timing
requirements of the AD670 control signals will provide the de-
signer with useful insight into the operation of the device.
Write/Convert Start Cycle
Figure 8 shows a complete timing diagram for the write/convert
start cycle.
CS
(chip select) and
CE
(chip enable) are active low
and are interchangeable signals. Both
CS
and
CE
must be low
for the converter to read or start a conversion. The minimum
pulse width, t
W
, on either
CS
or
CE
is 300 ns to start a
conversion.
相關PDF資料
PDF描述
AD670KP Low Cost Signal Conditioning 8-Bit ADC
AD698 Universal LVDT Signal Conditioner
AD698AP ECONOLINE: REC2.2-S_DR/H1 - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- UL94V-0 Package Material- Continuous Short Circiut Protection- Internal SMD design- 100% Burned In- Efficiency to 75%
AD698SQ ECONOLINE: REC2.2-S_DRW(Z)/H* - 2.2W DIP Package- 1kVDC Isolation- Regulated Output- 4.5-9V, 9-18V, 18-36V, 36-72V Wide Input Range 2 : 1- UL94V-0 Package Material- Continuous Short Circiut Protection- Cost Effective- 100% Burned In- Efficiency to 84%
AD7001 M83723 14C 14#16 SKT RECP
相關代理商/技術參數(shù)
參數(shù)描述
AD670KNZ 功能描述:IC ADC 8BIT SGNL COND 20DIP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:2,500 系列:- 位數(shù):12 采樣率(每秒):3M 數(shù)據(jù)接口:- 轉換器數(shù)目:- 功率耗散(最大):- 電壓電源:- 工作溫度:- 安裝類型:表面貼裝 封裝/外殼:SOT-23-6 供應商設備封裝:SOT-23-6 包裝:帶卷 (TR) 輸入數(shù)目和類型:-
AD670KP 制造商:Analog Devices 功能描述:ADC Single SAR 8-bit Parallel 20-Pin PLCC
AD670KPZ 功能描述:IC ADC 8BIT SIGNAL COND 20-PLCC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD670SD 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD670SD/883B 功能描述:模數(shù)轉換器 - ADC 8-B Signal Condition RoHS:否 制造商:Analog Devices 通道數(shù)量: 結構: 轉換速率: 分辨率: 輸入類型: 信噪比: 接口類型: 工作電源電壓: 最大工作溫度: 安裝風格: 封裝 / 箱體: