- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8961 > AD669BRZ (Analog Devices Inc)IC DAC 16BIT MONO W/VREF 28-SOIC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD669BRZ |
| 廠商： | Analog Devices Inc |
| 文件頁(yè)數(shù)： | 12/12頁(yè) |
| 文件大小： | 0K |
| 描述： | IC DAC 16BIT MONO W/VREF 28-SOIC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 產(chǎn)品變化通告： | AD669 Improvement Change 11/Jul/2012 |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 系列： | DACPORT® |
| 設(shè)置時(shí)間： | 10µs |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 625mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-SOIC（0.295"，7.50mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 28-SOIC W |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 1 電壓，單極；1 電壓，雙極 |
| 采樣率（每秒）： | 167k |
| 產(chǎn)品目錄頁(yè)面： | 781 (CN2011-ZH PDF) |
AD669
REV. A
–9–
Unipolar coding is straight binary, where all zeros (0000H) on
the data inputs yields a zero analog output and all ones
(FFFFH) yields an analog output 1 LSB below full scale.
Bipolar coding is offset binary, where an input code of 0000H
yields a minus full-scale output, an input of FFFFH yields an
output 1 LSB below positive full scale, and zero occurs for an
input code with only the MSB on (8000H).
The AD669 can be used with twos complement input coding if
an inverter is used on the MSB (DB15).
DIGITAL INPUT CONSIDERATIONS
The threshold of the digital input circuitry is set at 1.4 volts.
The input lines can thus interface with any type of 5 volt logic.
The AD669 data and control inputs will float to indeterminate
logic states if left open. It is important that CS and L1 be con-
nected to DGND and Chat LDAC be tied to VLL if these pins
are not used.
Fanout for the AD669 is 40 when used with a standard low
power Schottky gate output device.
16-BIT MICROPROCESSOR INTERFACE
The 16-bit parallel registers of the AD669 allow direct interfac-
ing to 16-bit general purpose and DSP microprocessor buses.
The following examples illustrate typical AD669 interface
configurations.
AD669 TO ADSP-2101 INTERFACE
The flexible interface of the AD669 minimizes the required
“glue” logic when it is connected in configurations such as the
one shown in Figure 8. The AD669 is mapped into the ADSP-
2101’s memory space and requires two wait states using a 12.5
MHz processor clock.
In this configuration, the ADSP-2101 is set up to use the inter-
nal timer to interrupt the processor at the desired sample rate.
The WR pin and data lines D8–D23 from the ADSP-2101 are
tied directly to the L1 and DB0 through DB15 pins of the
AD669, respectively. The decoded signal CS1 is connected to
both CS and LDAC. When a timer interrupt is detected, the
ADSP-2101 automatically vectors to the appropriate service
routine with minimal overhead. The interrupt routine then in-
structs the processor to execute a data memory write to the ad-
dress of the AD669.
The WR pin and CS1 both go low causing the first 16-bit latch
inside the AD669 to be transparent. The data present in the first
rank is then latched by the rising edge of WR. The rising edge
of CS1 will cause the second rank 16-bit latch to become
transparent updating the output of the DAC. The length of
WR
is extended by two wait states to comply with the timing
requirements of tLOW shown in Figure 1b. It is important to
latch the data with the rising edge of WR rather than the decoded
CS1.
This is necessary to comply with the tDH specification of
the AD669.
A0
D8
ADSP-2101
DGND
+5V
DECODER
ADDRESS BUS
LDAC
AD669
DGND
DB0
DATA BUS
DMS
WR
CS1
CS
L1
A13
DB15
D23
V
LL
V
LL
V
OUT
a. ADSP-2101 to AD669 Interface
A13
A12
A11
DMS
CS1
b. Typical Address Decoder
Figure 8. ADSP-2101 to AD669 Interface
Figure 8b shows the circuitry a typical decoder might include.
In this case, a data memory write to any address in the range
3000H to 3400H will result in the AD669 being updated. These
decoders will vary greatly depending on the number of devices
memory-mapped by the processor.
AD669 TO DSP56001 INTERFACE
Figure 9 shows the interface between the AD669 and the
DSP56001. Like the ADSP-2101, the AD669 is mapped into
the DSP56001’s memory space. This application was tested
with a processor clock of 20.48 MHz (tCYC = 97.66 ns) although
faster rates are possible.
An external clock connected to the IRQA pin of the DSP56001
interrupts the processor at the desired sample rate. If ac perfor-
mance is important, this clock should be synchronous with the
DSP56001 processor clock. Asynchronous clocks will cause jit-
ter on the latch signal due to the uncertainty associated with the
acknowledgment of the interrupt. A synchronous clock is easily
generated by dividing down the clock from the DSP crystal. If
ac performance is not important, it is not necessary for IRQA to
be synchronous.
After the interrupt is acknowledged, the interrupt routine ini-
tiates a memory write cycle. All of the AD669 control inputs are
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| LTC1650AIS#PBF | IC D/A CONV 16BIT R-R 16-SOIC |
| VE-J4K-MZ-F3 | CONVERTER MOD DC/DC 40V 25W |
| LTC2605IGN-1#PBF | IC DAC 16BIT OCT I2C 16-SSOP |
| MS3108E28-21S | CONN PLUG 37POS RT ANG W/SCKT |
| VE-J4J-MZ-F4 | CONVERTER MOD DC/DC 36V 25W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD669BRZ-REEL | 功能描述:IC DAC 16BIT MONO VREF 28-SOIC RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:DACPORT® 產(chǎn)品培訓(xùn)模塊:Data Converter Fundamentals DAC Architectures 標(biāo)準(zhǔn)包裝:750 系列:- 設(shè)置時(shí)間:7µs 位數(shù):16 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:1 電壓電源:雙 ± 功率耗散（最大）:100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC（J 形引線） 供應(yīng)商設(shè)備封裝:28-PLCC（11.51x11.51） 包裝:帶卷 (TR) 輸出數(shù)目和類型:1 電壓，單極；1 電壓，雙極 采樣率（每秒）:143k |
| AD669SQ | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC MONO 16-BIT RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD669SQ/883B | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC MONO 16-BIT RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD66BS | 制造商:POP 功能描述: 制造商:RIVETS 功能描述: |
| AD67 | 制造商:MQP (ELECTRONICS) 功能描述:ADAPTOR DIL 28WAY 制造商:MQP (ELECTRONICS) 功能描述:ADAPTOR, DIL, 28WAY 制造商:MQP (ELECTRONICS) 功能描述:ADAPTOR, DIL, 28WAY; Connector Type:Adaptor; No. of Contacts:28; Row Pitch:0.6"; Contact Termination:Through Hole Vertical; SVHC:No SVHC (19-Dec-2012); Connector Mounting Orientation:PC Board; No. of Ways:28; Package / Case:DIL; Pin ;RoHS Compliant: Yes |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。