參數(shù)資料
型號: AD664TD-UNI
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Monolithic 12-Bit Quad DAC
中文描述: QUAD, PARALLEL, WORD INPUT LOADING, 10 us SETTLING TIME, 12-BIT DAC, CDIP28
封裝: HERMETIC SEALED, CERAMIC, DIP-28
文件頁數(shù): 11/20頁
文件大?。?/td> 566K
代理商: AD664TD-UNI
AD664
REV. C
–11–
OUTPUT DATA
Two types of outputs may be obtained from the internal data
registers of the AD664 chip, mode select and DAC input code
data. Readback data may be in the same forms in which it can
be entered; 4-, 8-, and 12-bit wide words (12 bits only for
28-pin versions).
DAC Data Readback
DAC input code readback data is obtained by setting the address
of the DAC (DS0, DS1) and Quads (
QS0
,
QS1
,
QS2
) on the
address pins and bringing the
RD
and
CS
pins low. The timing
diagram for a DAC code readback operation appears in Figure 20.
Figure 20a. DAC Input Code Readback
25
°
C
MIN (ns)
0
0
150
60
0
0
T
to T
MAX
MIN (ns)
0
0
180
75
0
0
SYMBOL
t
AS
t
RS
t
DV
t
DF
t
AH
t
RH
Figure 20b. DAC Input Code Readback Timing
Mode Data Readback
Mode data is read back in a similar fashion. By setting
MS
,
QS0
,
QS1
,
RD
and
CS
low while setting
TR
and
RST
high, the mode
select word is presented to the I/O port pins. Figure 21 shows the
timing diagram for a readback of the mode select data register.
Figure 21a. Mode Data Readback
25
8
C
MIN (ns)
0
0
150
60
0
0
T
to T
MAX
MIN (ns)
0
0
180
75
0
0
SYMBOL
t
AS
t
MS
t
DV
t
DF
t
AH
t
MH
Figure 21b. DAC Mode Readback Timing
Fully transparent operation can be thought of as a simultaneous
load of data from Figure 9a where replacing
LS
with
TR
causes
all 4 DACs to be loaded at once.
The Fully transparent mode is achieved by asserting lows on
QS0
,
QS1
,
QS2
,
TR
and
CS
while keeping
LS
high in addition
to
MS
and
RB
. Figure 18a illustrates the necessary timing rela-
tionships. Fully transparent operation will also work with
TR
tied low (enabled).
DATA INPUT/
OUTPUT BITS
t
TS
t
DS
t
QH
t
DH
t
QS
DATA VALID
TW
t
t
CH
1
LS
QS
TR
CS
Figure 18a. Fully Transparent Mode
25
8
C
MIN (ns)
0
0
0
80
90
0
0
T
to T
MAX
MIN (ns)
0
0
0
90
110
0
0
SYMBOL
t
AS
t
QS
t
TS
*
t
TW
t
CH
t
DH
t
QH
*FOR t
> 0, THE WIDTH OF
TR
MUST BE
INCREASED BY THE SAME AMOUNT THAT
t
TS
IS GREATER THAN 0 ns.
Figure 18b. Fully Transparent Mode Timing
Partially transparent operation can be thought of as preloading
the first rank in Figure 10a without requiring the additional
CS
pulse from Figure 11.
The partially transparent mode is achieved by setting
CS
,
QS0
,
QS1
,
QS2
,
LS
, and
TR
low while keeping
RD
and
MS
high.
The address of the transparent DAC is asserted on DS0 and
DS1. Figure 19a illustrates the necessary timing relationships.
Partially transparent operation will also work with
TR
tied low
(enabled).
DATA INPUT/
OUTPUT BITS
ADDRESS
QS0, QS1, QS2
DS0, DS1, LS
t
TS
t
AS
t
DH
DATA VALID
W
t
t
TH
TR
CS
ADDRESS VALID
t
AH
t
DS
Figure 19a. Partially Transparent
25
°
C
MIN (ns)
0
0
0
90
15
15
15
T
to T
MAX
MIN (ns)
0
0
0
110
15
15
15
SYMBOL
t
DS
t
AS
t
TS
t
W
t
DH
t
AH
t
TH
Figure 19b. Partially Transparent Mode Timing
相關(guān)PDF資料
PDF描述
AD664AJ Monolithic 12-Bit Quad DAC
AD664BE Monolithic 12-Bit Quad DAC
AD664BJ Monolithic 12-Bit Quad DAC
AD664KP Monolithic 12-Bit Quad DAC
AD664 Monolithic 12-Bit Quad DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD664TD-UNI/883B 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 12-bit 28-Pin CDIP Tube 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 12-BIT 28CDIP - Rail/Tube 制造商:Analog Devices Inc. 功能描述:Digital to Analog Converters - DAC IC MONO 12-BIT QUAD 制造商:Analog Devices 功能描述:CONVERTER - DAC
AD664TE/883B 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC - 12-BIT DACPORT IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
AD664TJ/883B 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC - 12-BIT QUAD DAC IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube
AD664XFFA 制造商:Analog Devices 功能描述:IC, MONO QUAD 12-BIT DAC - Bulk
AD6650 制造商:AD 制造商全稱:Analog Devices 功能描述:Diversity IF to Baseband GSM/EDGE Narrowband Receiver