- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8551 > AD664KPZ (Analog Devices Inc)IC DAC 12BIT QUAD MONO 44-PLCC PDF資料下載
參數(shù)資料
| 型號(hào)： | AD664KPZ |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 23/23頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 12BIT QUAD MONO 44-PLCC |
| 產(chǎn)品培訓(xùn)模塊： | Data Converter Fundamentals DAC Architectures |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 設(shè)置時(shí)間： | 8µs |
| 位數(shù)： | 12 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 電壓電源： | 雙 ± |
| 功率耗散（最大）： | 525mW |
| 工作溫度： | 0°C ~ 70°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 44-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 44-PLCC（16.59x16.59） |
| 包裝： | 管件 |
| 輸出數(shù)目和類型： | 4 電壓，單極；4 電壓，雙極 |
| 采樣率（每秒）： | 125k |
AD664
REV.
–9–
Figure 10a. Preload First Rank of a DAC
25 CTMIN to TMAX
SYMBOL
MIN (ns)
tLS
00
tLH
15
tCW
80
100
tDS
00
tDH
15
tAS
00
tAH
15
Figure 10b. Preload First Rank of a DAC Timing
This allows the user to “preload” the data to a DAC and strobe
it into the output latch at some future time. The user could do
this by reproducing the sequence of signals illustrated in the
next section.
Update Second Rank of a DAC
Assuming that a new input code had previously been placed into
the first rank of the input latches, the user can update the out-
put of the DAC by simply pulling CS low while keeping LS,
MS
, TR, RD and RST high. Address data is not needed in this
case. In reality, all second ranks are being updated by this pro-
cedure, but only those which receive data different from that
already there would manifest a change. Updating the second
rank does not change the contents of the first rank.
Figure 11. Update Second Rank of a DAC
The same options that exist for individual DAC input loading
also exist for multiple DAC input loading. That is, the user can
choose to update the first and second ranks of the registers or
preload the first ranks and then update them at a future time.
Preload Multiple First Rank Registers
The first ranks of the DAC input registers may be preloaded
with new input data without disturbing the second rank data.
This is done by transferring the data into the first rank by bring-
ing CS low while LS is low. But CS must return high before LS.
This prevents the data from the first rank from getting into the
second rank. A simple second rank update cycle as shown in
Figure 11 would move the “preloaded” information to the
DACs.
Figure 12. Preload First Rank Registers
Load and Update Multiple DAC Outputs
The following examples demonstrate two ways to update all
DAC outputs. The first method involves doing all data transfers
during one long CS low period. Note that in this case, shown in
Figure 13, LS returns high before CS goes high. Data hold time,
relative to an address change, is 70 ns. This updates the outputs
of all DACs simultaneously.
Figure 13. Update All DAC Outputs
The second method involves doing a CS assertion (low) and an
LS
toggle separately for each DAC. It is basically a series of
preload operations (Figure 10). In this case, illustrated in Figure
14, two LS signals are shown. One, labeled LS, goes high before
CS
returns high. This transfers the “new” input word to the
DAC outputs sequentially. The second LS signal, labeled Alter-
nate LS, stays low until CS returns high. Using this sequence
loads the first ranks with each “new” input word but doesn’t up-
date the DAC outputs. To then update all DAC outputs simul-
taneously would require the signals illustrated in Figure 11.
Figure 14. Load and Update Multiple DACs
SELECTING GAIN RANGE AND MODES (44-PIN
VERSIONS)
The AD664’s mode select feature allows a user to configure the
gain ranges and output modes of each of the four DACs.
On-board switches take the place of up to eight external relays
that would normally be required to accomplish this task. The
switches are programmed by the mode select word entered via
the data I/O port. The mode select word is eight-bits wide and
D
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J7X-MZ-B1 | CONVERTER MOD DC/DC 5.2V 25W |
| VE-B00-MX-S | CONVERTER MOD DC/DC 5V 75W |
| AD664KP | IC DAC 12BIT QUAD MONO 44-PLCC |
| VI-J42-MW-S | CONVERTER MOD DC/DC 15V 100W |
| AD7228KPZ | IC DAC 8BIT OCTAL W/AMP 28-PLCC |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD664SD-BIP | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC QUAD 12-BIT DAC IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD664SD-BIP/883B | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC MONO 12-BIT QUAD RoHS:否 制造商:Analog Devices 轉(zhuǎn)換器數(shù)量:4 DAC 輸出端數(shù)量:4 轉(zhuǎn)換速率: 分辨率:12 bit 接口類型:Serial (I2C) 穩(wěn)定時(shí)間: 最大工作溫度:+ 105 C 安裝風(fēng)格: 封裝 / 箱體:TSSOP 封裝:Reel |
| AD664SD-UNI | 制造商:Analog Devices 功能描述:DAC 4-CH R-2R 12-BIT 28CDIP - Rail/Tube 制造商:Analog Devices 功能描述:IC DAC 12BIT QUAD UNIPOL 28-CDIP 制造商:Analog Devices 功能描述:CONVERTER - DAC |
| AD664SD-UNI/883B | 功能描述:數(shù)模轉(zhuǎn)換器- DAC IC QUAD 12-BIT DAC IC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時(shí)間:1 us 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| AD664TDBIP | 制造商:Analog Devices 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。