- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10520 > AD6644ASTZ-40 (Analog Devices Inc)IC ADC 14BIT 40MSPS CMOS 52-LQFP PDF資料下載
參數(shù)資料
| 型號(hào)： | AD6644ASTZ-40 |
| 廠商： | Analog Devices Inc |
| 文件頁數(shù)： | 20/24頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC ADC 14BIT 40MSPS CMOS 52-LQFP |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 位數(shù)： | 14 |
| 采樣率（每秒）： | 40M |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 4 |
| 功率耗散（最大）： | 1.3W |
| 電壓電源： | 模擬和數(shù)字 |
| 工作溫度： | -25°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 52-LQFP |
| 供應(yīng)商設(shè)備封裝： | 52-LQFP（10x10） |
| 包裝： | 托盤 |
| 輸入數(shù)目和類型： | 1 個(gè)差分，雙極 |
AD6644
Rev. D | Page 5 of 24
AD6644AST-40/65
Parameter
Name
Temp
Test Level1
Min
Typ
Max
Unit
DATA READY (DRY6)/DATA, OVR
Data Ready to DATA Delay (Hold Time)3
tH_DR
See note7
Encode = 65 MSPS (50% Duty Cycle)
Full
IV
8.0
8.6
9.4
ns
Encode = 40 MSPS (50% Duty Cycle)
Full
IV
12.8
13.4
14.2
ns
Data Ready to DATA Delay (Setup Time)3
tS_DR
See note7
@ 65 MSPS (50% Duty Cycle)
Full
IV
3.2
5.5
6.5
ns
@ 40 MSPS (50% Duty Cycle)
Full
IV
8.0
10.3
11.3
ns
APERTURE DELAY
tA
25°C
V
100
ps
APERTURE UNCERTAINTY (JITTER)
tJ
25°C
V
0.2
ps rms
1 See the Explanation of Test Levels section.
2 Several timing parameters are a function of tENC and tENCH.
3 To compensate for a change in duty cycle for tH_DR and tS_DR use the following equations:
NewtH_DR = (tH_DR % Change(tENCH)) × tENC/2
NewtS_DR = (tS_DR % Change(tENCH)) × tENC/2
4 ENCODE to data delay (hold time) is the absolute minimum propagation delay through the ADC.
5 ENCODE to data delay (setup time) is calculated relative to 65 MSPS (50% duty cycle). To calculate tS_E for a given encode, use the following equation:
NewtS_E = tENC(NEW) tENC + tS_E (that is, for 40 MSPS, NewtS_E(TYP) = 25 × 109 15.38 × 109 + 9.8 × 109 = 19.4 × 109).
6 DRY is an inverted and delayed version of the encode clock. Any change in the duty cycle of the clock correspondingly changes the duty cycle of DRY.
7 Data ready to data delay (tH_DR and tS_DR) is calculated relative to 65 MSPS (50% duty cycle) and is dependent on tENC and duty cycle. To calculate tH_DR and tS_DR for a
given encode, use the following equations:
NewtH_DR = tENC(NEW)/2 tENCH + tH_DR (that is, for 40 MSPS, NewtH_DR(TYP) = 12.5 × 109 7.69 × 109 + 8.6 × 109 = 13.4 × 109).
NewtS_DR = tENC(NEW)/2 tENCH + tS_DR (that is, for 40 MSPS, NewtS_DR(TYP) = 12.5 × 109 7.69 × 109 + 5.5 × 109 = 10.3 × 109).
AC SPECIFICATIONS
All ac specifications tested by driving ENCODE and ENCODE differentially.
AVCC = 5 V, DVCC = 3.3 V; ENCODE and ENCODE = maximum conversion rate MSPS; TMIN = 25°C, TMAX = +85°C, unless otherwise noted.
Table 5.
AD6644AST-40
AD6644AST-65
Parameter
Conditions
Temp
Test Level1
Min
Typ
Max
Min
Typ
Max
Unit
SNR
Analog Input
2.2 MHz
25°C
V
74.5
dB
@ 1 dBFS
15.5 MHz
25°C
II
74.0
72
74.0
dB
30.5 MHz
25°C
II
73.5
72
73.5
dB
Analog Input
2.2 MHz
25°C
V
74.5
dB
@ 1 dBFS
15.5 MHz
25°C
II
74.0
72
74.0
dB
30.5 MHz
25°C
V
73.0
dB
WORST HARMONIC (2ND or 3RD)2
Analog Input
2.2 MHz
25°C
V
92
dBc
@ 1 dBFS
15.5 MHz
25°C
II
90
83
90
dBc
30.5 MHz
25°C
V
85
dBc
WORST HARMONIC (4TH or Higher)2
Analog Input
2.2 MHz
25°C
V
93
dBc
@ 1 dBFS
15.5 MHz
25°C
II
92
85
92
dBc
30.5 MHz
25°C
V
92
dBc
TWO-TONE SFDR2, 3, 4
Full
V
100
dBFS
TWO-TONE IMD REJECTION2, 4
F1, F2 @ 7 dBFS
Full
V
90
dBc
ANALOG INPUT BANDWIDTH
25°C
V
250
MHz
1 See the Explanation of Test Levels section.
2 AVCC = 5 V to 5.25 V for rated ac performance.
3 Analog input signal power swept from 7 dBFS to 100 dBFS.
4 F1 = 15 MHz, F2 = 15.5 MHz.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-J6M-MY-F1 | CONVERTER MOD DC/DC 10V 50W |
| UP050B331K-KFC | CAP CER 330PF 50V 10% AXIAL |
| VI-J6L-MY-F4 | CONVERTER MOD DC/DC 28V 50W |
| VE-B4J-IV-F1 | CONVERTER MOD DC/DC 36V 150W |
| VE-B43-IV-F4 | CONVERTER MOD DC/DC 24V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| AD6644ASTZ-40 | 制造商:Analog Devices 功能描述:IC 14-BIT ADC |
| AD6644ASTZ-65 | 功能描述:IC ADC 14BIT 65MSPS CMOS 52-LQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 其它有關(guān)文件:TSA1204 View All Specifications 標(biāo)準(zhǔn)包裝:1 系列:- 位數(shù):12 采樣率（每秒）:20M 數(shù)據(jù)接口:并聯(lián) 轉(zhuǎn)換器數(shù)目:2 功率耗散（最大）:155mW 電壓電源:模擬和數(shù)字 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:48-TQFP 供應(yīng)商設(shè)備封裝:48-TQFP（7x7） 包裝:Digi-Reel® 輸入數(shù)目和類型:4 個(gè)單端，單極；2 個(gè)差分，單極 產(chǎn)品目錄頁面:1156 (CN2011-ZH PDF) 其它名稱:497-5435-6 |
| AD6644ASTZ-65 | 制造商:Analog Devices 功能描述:A/D Converter (A-D) IC |
| AD6644PCB | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 40 MSPS/65 MSPS A/D Converter |
| AD6644ST | 制造商:AD 制造商全稱:Analog Devices 功能描述:14-Bit, 40 MSPS/65 MSPS A/D Converter |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。