- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄373891 > AD6636BBCZ1 (Analog Devices, Inc.) 150 MSPS Wideband Digital Down-Converter (DDC) PDF資料下載
參數(shù)資料
| 型號： | AD6636BBCZ1 |
| 廠商： | Analog Devices, Inc. |
| 元件分類： | 數(shù)字上／下變頻 |
| 英文描述： | 150 MSPS Wideband Digital Down-Converter (DDC) |
| 中文描述： | 150MSPS的寬帶數(shù)字下變頻器（DDC） |
| 文件頁數(shù)： | 68/72頁 |
| 文件大?。?/td> | 1629K |
| 代理商： | AD6636BBCZ1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁當前第68頁第69頁第70頁第71頁第72頁
AD6636
<12>: Port B, AGC 4 Enable Bit. Similar to Bit <13> for AGC 4.
Rev. 0 | Page 68 of 72
<11>: Port B, AGC 3 Enable Bit. Similar to Bit <13> for AGC 3.
<10>: Port B, AGC 2 Enable Bit. Similar to Bit <13> for AGC 2.
<9>: Port B, AGC 1 Enable Bit. Similar to Bit <13> for r AGC 1.
<8>: Port B, AGC 0 Enable Bit. Similar to Bit <13> for AGC 0.
<7>: Port A Append RSSI Bit. When this bit is set, an RSSI word
is appended to every I/Q output sample, irrespective of whether
or not the RSSI word is updated in the AGC. When this bit is
cleared, an RSSI word is appended to an I/Q output sample only
when the RSSI word is updated. The RSSI word is not output for
subsequent I/Q samples until the next time RSSI is updated
again in the AGC.
<6>: Port A, Data Format Bit. When this bit is set, the port is
configured for 8-bit parallel I/Q mode. When this bit is cleared,
the port is configured for 16-bit interleaved I/Q mode. See the
Parallel Port Output section.
<5>: Port A, AGC 5 Enable Bit. When this bit is set, AGC 5 data
(I/Q data) is output on parallel output Port A (data bus). When
this bit is cleared, AGC 5 data does not appear on output Port C.
<4>: Port A, AGC 4 Enable Bit. Similar to Bit <5> for AGC 4.
<3>: Port A, AGC 3 Enable Bit. Similar to Bit <5> for AGC 3.
<2>: Port A, AGC 2 Enable Bit. Similar to Bit <5> for AGC 2.
<1>: Port A, AGC 1 Enable Bit. Similar to Bit <5> for AGC 1.
<0>: Port A, AGC 0 Enable Bit. Similar to Bit <5> for AGC 0.
Output Port Control <9:0>
<9:8>: PCLK Divisor Bits. When a parallel port is in master
mode, the PCLK is derived from the PLL_CLK. These bits
define the value of the divisor used to divide the PLL_CLK to
obtain the PCLK. These bits are don’t care in slave mode.
Table 43. PCLK Divisor Bits
PCLK Divisor <7:6>
00
01
10
11
Divisor Value
1
2
4
8
<7>: PCLK Master Mode Bit. When the PCLK master mode bit
is set, the PCLK pin is configured as an output and the PCLK is
driven by the PLL_CLK. Data is transferred out of the AD6636
synchronous to this output clock. When this bit is cleared, the
PCLK pin is configured as an input. The user is required to
provide a PCLK, and data is transferred out of the AD6636
synchronous to this input clock. On power-up, this bit is cleared
to avoid contention on the PCLK pin.
<6:4>: Complex Control Bits. These bits are described in
Table 44.
Table 44. Complex Control Bits
Complex Control <6:4>
000
No complex filters
Comment
Stream control register controls
AGC usage.
Ch 0 and Ch 1 form a complex
filter.
Ch 0 and Ch 1 form a complex
complex filter.
Ch 0 and Ch 1 form a complex
filter; Ch 2 and Ch 3 form a
complex filter; Ch 4 and Ch 5
form a complex filter.
Ch 0 and Ch 1 form a biphase
filter.
Ch 0 and Ch 1 form a biphase
filter; Ch 2 and Ch 3 to form a
biphase filter.
Ch 0 and Ch 1 to form a biphase
filter; Ch 2 and Ch 3 to form a
biphase filter; Ch 4 and Ch 5 to
form a biphase filter.
001
Str0/1 combined
010
Str0/1 combined,
Str2/3 combined
011
Str0/1 combined,
Str2/3 combined,
Str 4/5 combined
101
Str0/1 combined
110
Str0/1 combined,
Str2/3 combined
111
Str0/1 combined,
Str2/3 combined,
Str 4/5 combined
<3:0>: Stream Control Bits. These bits are described in Table 45.
Table 45. Stream Control Bits
Stream
Control Bits
0000
Output Streams (str0, str1,
str2, str3, str4, str5)
Ch 0/1 combined; Ch 2, Ch 3,
Ch 4, Ch 5 independent
Ch 0/1/2 combined; Ch 3, Ch 4,
Ch 5 independent
Ch 0/1/2/3 combined; Ch 4, Ch
5 independent
Ch 0/1/2/3/4 combined; Ch 5
independent
Ch 0/1/2/3/4/5 combined
Ch 0/1/2 combined, Ch 3/4/5
combined
Ch 0/1 combined, Ch 2/3
combined, Ch 4/5 combined
Ch 0/1 combined, Ch 2/3
combined, Ch 4, Ch 5
independent
Ch 0/1/2 combined, Ch 3/4
combined, 5 independent
Ch 0/1/2/3 combined, Ch 4/5
combined.
Independent channels
Number of
Streams
5
0001
4
0010
3
0011
2
0100
0101
1
2
0110
3
0111
3
1000
3
1001
2
Default
6
相關PDF資料 |
PDF描述 |
|---|---|
| AD6636BC | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636CBCZ1 | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636PCB | 150 MSPS Wideband Digital Down-Converter (DDC) |
| AD664(中文) | Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器) |
| AD6640 | 12-Bit, 65 MSPS IF Sampling A/D Converter |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| AD6636BC | 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC) |
| AD6636BC/PCB | 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
| AD6636BC/PCBZ | 制造商:Analog Devices 功能描述:Evaluation Kit For 150 MSPS, Wide Band, Digital Down Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk |
| AD6636CBC | 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述: |
| AD6636CBCZ | 功能描述:IC DIGITAL DWNCONV 4CH 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應商設備封裝:12-QFN-EP（3x3） |
發(fā)布緊急采購，3分鐘左右您將得到回復。