參數(shù)資料
型號： AD6636BBCZ1
廠商： Analog Devices, Inc.
元件分類： 數(shù)字上／下變頻
英文描述： 150 MSPS Wideband Digital Down-Converter (DDC)
中文描述： 150MSPS的寬帶數(shù)字下變頻器（DDC）
文件頁數(shù)： 63/72頁
文件大小： 1629K
代理商： AD6636BBCZ1
AD6636
<6:5>: NCO Sync Hop Select Bits. These bits determine which
SYNC input pin is used by this channel for a hop synchroniza-
tion operation. Table 35 describes the selection.
Rev. 0 | Page 63 of 72
Table 35. Sync Hop Select Bits
NCO Control <6:5>
00
01
10
11
SYNC Pin Used for Hop Synchronization
SYNC0
SYNC1
SYNC2
SYNC3
<4>: This bit is open.
<3>: NCO Bypass Bit. When this bit is set, the NCO is bypassed
shuts down for power savings. This bit can be used for power
savings, when NCO frequency of dc or 0 Hz is required. When
this bit is cleared, the NCO operates as programmed.
<2>: Clear NCO Accumulator Bit. When this bit is set, the clear
NCO accumulator bit synchronously clears the phase accumu-
lator on all frequency hops in this channel. When this bit is
cleared, the accumulator is not cleared and phase continuous
hops are implemented.
<1>: Phase Dither Enable Bit. When this bit is set, phase
dithering in the NCO is enabled. When this bit is cleared, phase
dithering is disabled.
<0>: Amplitude Dither Enable Bit. When this bit is set,
amplitude dithering in the NCO is enabled. When this bit is
cleared, amplitude dithering is disabled.
Channel Start Hold-Off Counter <15:0>
When a start synchronization (software or hardware) occurs on
the channel, the value in this register is loaded into a down-
counter. When the counter has finished counting down to 0, the
channel operation is started.
NCO Frequency Hop Hold-Off Counter <15:0>
When a hop sync occurs, a counter is loaded with the NCO
frequency hold-off register value. The 16-bit counter starts
counting down. When it reaches 0, the new frequency value in
the shadow register is written to the NCO frequency register.
(See the Numerically Controlled Oscillator (NCO) section.)
NCO Frequency <31:0>
The value in this register is used to program the NCO tuning
frequency. The value to be programmed is given by the
following equation:
NCO Frequency Register
=
CLK
FREQUENCY
NCO
_
× 2
32
where:
NCO_FREQUENCY
is the desired NCO tuning frequency.
CLK
is the ADC clock rate.
The value given by the equation should be loaded into the
register in binary format.
NCO Phase Offset <15:0>
The value in the register is loaded into the phase accumulator of
the NCO block every time a start sync or hop sync is received
by the channel. This allows individual channels to be started
with a known nonzero phase. The NCO phase offset is not
loaded on a hop sync, if Bit <2> of the NCO control register
(clear phase accumulator on hop) is cleared. This NCO offset
register value is interpreted as a 16-bit unsigned integer. A
0x0000 in this register corresponds to a 0 radian offset, and a
0xFFFF corresponds to an offset of 2π (1 1/(2
16
)) radians.
CIC Bypass <0>
When this bit is set, the entire CIC filter is bypassed. The
output of CIC filter is driven straight from the input without
any change. When this bit is cleared, the CIC filter operates in
normal mode as programmed. Writing Logic 1 to this bit
disables both the CIC decimation operation and the CIC
scaling operation.
CIC Decimation <4:0>
This 5-bit word specifies the CIC filter decimation value minus
1. A value of 0x00 is a decimation of 1 (bypass), and 0x1F is a
decimation of 32. Writing a value of 0 in this register bypasses
CIC filtering, but does not bypass the CIC scaling operation.
CIC Scale Factor <4:0>
This 5-bit word specifies the CIC filter scale factor used to
compensate for the gain provided by the CIC filter. The
recommended value is given by the following equation:
CIC Scale Register
=
ceil
(5 × log
2
(
M
CIC
)) 5
where:
M
CIC
is the decimation rate of the CIC (one more than the value
in the CIC decimation register).
ceil
operation gives the closest integer greater than or equal to
the argument.
The valid range for this register is decimal 0 to 20.
FIR-HB Control <3:0>
<3>: FIR1 Enable Bit. When this bit is set, the FIR1 fixed-
coefficient filter is enabled. When cleared, FIR1 is bypassed.
<2>: HB1 Enable Bit. When this bit is set, the HB1 half-band
filter is enabled. When cleared, HB1 is bypassed.
<1>: FIR2 Enable Bit. When this bit is set, the FIR2 fixed-
coefficient filter is enabled. When cleared, FIR2 is bypassed.
<0>: HB2 Enable bit. When this bit is set, the HB2 half-band
filter is enabled. When cleared, HB2 is bypassed.
相關(guān)PDF資料
PDF描述
AD6636BC 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636CBCZ1 150 MSPS Wideband Digital Down-Converter (DDC)
AD6636PCB 150 MSPS Wideband Digital Down-Converter (DDC)
AD664(中文) Monolithic 12-Bit Quad DAC(單片12位四D/A轉(zhuǎn)換器)
AD6640 12-Bit, 65 MSPS IF Sampling A/D Converter
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD6636BC 制造商:AD 制造商全稱:Analog Devices 功能描述:150 MSPS Wideband Digital Down-Converter (DDC)
AD6636BC/PCB 制造商:Analog Devices 功能描述:Evaluation Board For 150MSPS Wideband Digital Down-Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk
AD6636BC/PCBZ 制造商:Analog Devices 功能描述:Evaluation Kit For 150 MSPS, Wide Band, Digital Down Converter 制造商:Analog Devices 功能描述:EVALUATION BOARD AD6636 - Bulk
AD6636CBC 制造商:Rochester Electronics LLC 功能描述: 制造商:Analog Devices 功能描述:
AD6636CBCZ 功能描述:IC DIGITAL DWNCONV 4CH 256CSPBGA RoHS:是 類別:RF/IF 和 RFID >> RF 混頻器 系列:AD6636 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:100 系列:- RF 型:W-CDMA 頻率:2.11GHz ~ 2.17GHz 混頻器數(shù)目:1 增益:17dB 噪音數(shù)據(jù):2.2dB 次要屬性:- 電流 - 電源:11.7mA 電源電壓:2.7 V ~ 3.3 V 包裝:托盤 封裝/外殼:12-VFQFN 裸露焊盤 供應(yīng)商設(shè)備封裝:12-QFN-EP（3x3）
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*