
AD607
REV. 0
–13–
Timebase =  5.00 μs/div
Memory 1 =  100.0 mVolts/div
Timebase =  5.00 μs/div
Memory 2 =  60.00 mVolts/div
Timebase =  5.00 μs/div
Delta T
=  15.7990 μs
Start
=  40.2327 ms
Trigger on External at Pos. Edge at  40.0 mVolts
Delay =  40.2377 ms
Offset =  154.0 mVolts
Delay =  40.2377 ms
Offset =  209.0 mVolts
Delay =  40.2377 ms
Stop
=  40.2485 ms
40.2377 ms
40.2127 ms
40.2627 ms
Figure 31. Power-Up Response Time to PLL Stable
0
GAIN VOLTAGE – Volts
5
0.5
1.5
2
10
1
15
2.5
S
Figure 32. Power Supply Current vs. Gain Control Voltage,
GREF = 1.5 V
PRODUCT OVERVIEW
The AD607 provides most of the active circuitry required to
realize a complete low power, single-conversion superhetero-
dyne receiver, or most of a double-conversion receiver, at input
frequencies up to 500 MHz, and with an IF of from 400 kHz to
12 MHz. The internal I/Q demodulators, and their associated
phase locked-loop, which can provide carrier recovery from the
IF, support a wide variety of modulation modes, including n-
PSK, n-QAM, and AM. A single positive supply voltage of 3 V
is required (2.7 V minimum, 5.5 V maximum) at a typical sup-
ply current of 8.5 mA at midgain. In the following discussion,
V
P
 will be used to denote the power supply voltage, which will
be assumed to be 3 V.
Figure 33 shows the main sections of the AD607. It consists of a
variable-gain UHF mixer and linear four-stage IF strip, which
together provide a voltage controlled gain range of more than
90 dB; followed by dual demodulators, each comprising a multi-
plier followed by a 2-pole, 2 MHz low-pass filter; and driven by
a phase-locked loop providing the inphase and quadrature
clocks. An internal AGC detector is included, and the tempera-
ture stable gain control system provides an accurate RSSI capa-
bility. A biasing system with CMOS compatible power-down
completes the AD607.
Mixer
The UHF mixer is an improved Gilbert  cell design, and can
operate from low frequencies (it is internally dc-coupled) up to
an RF input of 500 MHz. The dynamic range at the input of the
mixer is determined, at the upper end, by the maximum input
signal level of 
±
56 mV between RFHI and RFLO up to which
the mixer remains linear, and, at the lower end, by the noise
level. It is customary to define the linearity of a mixer in terms
of the 1 dB gain-compression point and third-order intercept,
which for the AD607 are –15 dBm and –8 dBm, respectively, in
a 50 
 system.
Figure 33. Functional Block Diagram
RFHI
RFLO
IFLO
BPF
LOIP
MXOP
MID-POINT
BIAS
GENERATOR
VMID
IFHI
BIAS
GENERATOR
VPS1
VPS2
PRUP
COM1
COM2
VMID
AGC
DETECTOR
PTAT
VOLTAGE
IFOP
BPF OR
LPF
DMIP
IOUT
FDIN
FLTR
QOUT
GAIN/RSSI
AD607
GREF
VQFO