Control of the AD5933 is carried out via the I2<" />
參數(shù)資料
型號(hào)： AD5933YRSZ
廠商： Analog Devices Inc
文件頁(yè)數(shù)： 20/40頁(yè)
文件大?。?/td> 0K
描述： IC NTWK ANALYZER 12B 1MSP 16SSOP
產(chǎn)品培訓(xùn)模塊： AD5933 Impedance to Digital Converter
Direct Digital Synthesis Tutorial Series (1 of 7): Introduction
Direct Digital Synthesizer Tutorial Series (7 of 7): DDS in Action
Direct Digital Synthesis Tutorial Series (3 of 7): Angle to Amplitude Converter
Direct Digital Synthesis Tutorial Series (6 of 7): SINC Envelope Correction
Direct Digital Synthesis Tutorial Series (4 of 7): Digital-to-Analog Converter
Direct Digital Synthesis Tutorial Series (2 of 7): The Accumulator
標(biāo)準(zhǔn)包裝： 1
分辨率（位）： 12 b
主 fclk： 16.776MHz
電源電壓： 2.7 V ~ 5.5 V
工作溫度： -40°C ~ 125°C
安裝類(lèi)型： 表面貼裝
封裝/外殼： 16-SSOP（0.209"，5.30mm 寬）
供應(yīng)商設(shè)備封裝： 16-SSOP
包裝： 管件
產(chǎn)品目錄頁(yè)面： 797 (CN2011-ZH PDF)
配用： EVAL-AD5933EBZ-ND - BOARD EVALUATION FOR AD5933
其它名稱： AD5933BRSZ-ND
Q2204656A
Data Sheet
AD5933
Rev. E | Page 27 of 40
SERIAL BUS INTERFACE
Control of the AD5933 is carried out via the I2C-compliant
serial interface protocol. The AD5933 is connected to this bus
as a slave device under the control of a master device. The
AD5933 has a 7-bit serial bus slave address. When the device is
powered up, it has a default serial bus address, 0001101 (0x0D).
GENERAL I2C TIMING
Figure 29 shows the timing diagram for general read and write
operations using the I2C-compliant interface.
The master initiates data transfer by establishing a start condition,
defined as a high-to-low transition on the serial data line
(SDA), while the serial clock line (SCL) remains high. This
indicates that a data stream follows. The slave responds to the
start condition and shifts in the next 8 bits, consisting of a 7-bit
slave address (MSB first) plus an R/W bit that determines
the direction of the data transfer—that is, whether data is
written to or read from the slave device (0 = write, 1 = read).
The slave responds by pulling the data line low during the low
period before the ninth clock pulse, known as the acknowledge
bit, and holding it low during the high period of this clock
pulse. All other devices on the bus remain idle while the
selected device waits for data to be read from or written to it.
If the R/W bit is 0, then the master writes to the slave device.
If the R/W bit is 1, the master reads from the slave device.
Data is sent over the serial bus in sequences of nine clock
pulses, eight bits of data followed by an acknowledge bit, which
can be from the master or slave device. Data transitions on the
data line must occur during the low period of the clock signal
and remain stable during the high period, because a low-to-
high transition when the clock is high may be interpreted as a
stop signal. If the operation is a write operation, the first data
byte after the slave address is a command byte. This tells the
slave device what to expect next. It may be an instruction telling
the slave device to expect a block write, or it may be a register
address that tells the slave where subsequent data is to be
written. Because data can flow in only one direction as defined
by the R/W bit, it is not possible to send a command to a slave
device during a read operation. Before performing a read
operation, it is sometimes necessary to perform a write
operation to tell the slave what sort of read operation to
expect and/or the address from which data is to be read.
When all data bytes have been read or written, stop conditions
are established. In write mode, the master pulls the data line
high during the 10th clock pulse to assert a stop condition. In
read mode, the master device releases the SDA line during the
low period before the ninth clock pulse, but the slave device
does not pull it low. This is known as a no acknowledge. The
master then takes the data line low during the low period
before the 10th clock pulse, then high during the 10th clock
pulse to assert a stop condition.
0
1
0
1
R/W
D7
D6
D5
D4
D3
D2
D1
D0
START CONDITION
BY MASTER
ACKNOWLEDGE BY
AD5933
SLAVE ADDRESS BYTE
ACKNOWLEDGE BY
MASTER/SLAVE
SCL
SDA
REGISTER ADDRESS
05324-
035
Figure 29. Timing Diagram
相關(guān)PDF資料
PDF描述
MC908JL3EMPE IC MCU 4K FLASH W/OSC 28-PDIP
MC908AP8CFAE IC MCU 8K FLASH 8MHZ 48-LQFP
AD9851BRSZ IC SYNTHESIZER DDS/DAC 28-SSOP
S9S08DZ96F2MLF MCU 96K FLASH MASK AUTO 48-LQFP
AD9850BRSZ IC DDS SYNTHESIZER CMOS 28-SSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5933YRSZ 制造商:Analog Devices 功能描述:IC IMPEDANCE CONV 1MSPS 12BIT 16SSOP
AD5933YRSZ-REEL7 功能描述:NETWORK ANALYZER 12B 1MSP 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD5934 制造商:Analog Devices 功能描述:IMPEDANCE TO DIGITAL CONVERTERS - Bulk
AD5934YRSZ 功能描述:IC NTWK ANALYZER 12B 1MSP 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD5934YRSZ-REEL7 功能描述:IC CONV 12BIT 250KSPS 16SSOP RoHS:是 類(lèi)別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類(lèi)型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*