參數(shù)資料
型號(hào)： AD5930
廠商： Analog Devices, Inc.
英文描述： Programmable Frequency Sweep and Output Burst Waveform Generator
中文描述： 可編程頻率掃描和輸出脈沖波形發(fā)生器
文件頁數(shù)： 9/28頁
文件大?。?/td> 505K
代理商： AD5930
AD5930
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Rev. 0 | Page 9 of 28
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
REF
COMP
AVDD
DGND
CAP/2.5V
DVDD
FSADJUST
IOUT
AGND
STANDBY
SDATA
SCLK
FSYNC
MSBOUT
SYNCOUT
MCLK
DGND O/P
INTERRUPT
CTRL
IOUTB
AD5930
TOP VIEW
(Not to Scale)
0
Figure 8. Pin Configuration
Table 4. Pin Function Descriptions
Pin No.
Mnemonic Description
1
FSADJUST
Full-Scale Adjust Control. A resistor (RSET) must be connected externally between this pin and AGND.
This determines the magnitude of the full-scale DAC current. The relationship between R
SET
and the
full-scale current is:
IOUT
FULL-SCALE
= 18 ×
V
REFOUT
/
R
SET
where
V
REFOUT
= 1.20 V nominal and
R
SET
= 6.8 k typical.
Voltage Reference. This pin can be an input or an output. The AD5930 has an internal 1.18 V reference, which
is made available at this pin. Alternatively, this reference can be overdriven by an external reference, with a
voltage range as given in the Specifications section. A 10 nF decoupling capacitor should be connected
between REF and AGND.
DAC Bias Pin. This pin is used for decoupling the DAC bias voltage to AVDD.
Positive Power Supply for the Analog Section. AVDD can have a value from +2.3 V to +5.5 V. A 0.1 μF decoupling
capacitor should be connected between AVDD and AGND.
Positive Power Supply for the Digital Section. DVDD can have a value from +2.3 V to +5.5 V. A 0.1 μF decoupling
capacitor should be connected between DVDD and DGND.
Digital Circuitry. Operates from a 2.5 V power supply. This 2.5 V is generated from DVDD using an on-board
regulator. The regulator requires a decoupling capacitor of typically 100 nF, which is connected from CAP/2.5V
to DGND. If DVDD is equal to or less than 2.7 V, CAP/2.5V can be shorted to DVDD.
Ground for all Digital Circuitry. This excludes digital output buffers.
Digital Clock Input. DDS output frequencies are expressed as a binary fraction of the frequency of MCLK.
The output frequency accuracy and phase noise are determined by this clock.
Digital Output for Sweep Status Information. User selectable for end of sweep (EOS) or frequency increments
through the control register (SYNCOP bit). This pin must be enabled by setting Control Register Bit SYNCOPEN to 1.
Digital Output. The inverted MSB of the DAC data is available at this pin. This output pin must be enabled by
setting bit MSBOUTEN in the control register to 1.
Separate DGND Connection for Digital Output Buffers. Connect to DGND.
Digital Input. This pins acts as an interrupt during a frequency sweep. A low to high transition is sampled by the
internal MCLK, which resets internal state machines. This results in the DAC output going to midscale.
Digital Input. Triple function pin for initialization, start, and external frequency increments. A low-to-high transition,
sampled by the internal MCLK, is used to initialize and start internal state machines, which then execute the pre-
programmed frequency sweep sequence. When in auto-increment mode, a single pulse executes the entire sweep
sequence. When in external increment mode, each frequency increment is triggered by low-to-high transitions.
Serial Data Input. The 16-bit serial data-word is applied to this input with the register address first followed by the
MSB to LSB of the data.
Serial Clock Input. Data is clocked into the AD5930 on each falling SCLK edge.
Active Low Control Input. This is the frame synchronization signal for the serial data. When FSYNC is taken low,
the internal logic is informed that a new word is being loaded into the device.
Active High Digital Input. When this pin is high, the internal MCLK is disabled, and the reference DAC and regulator
are powered down. For optimum power saving, it is recommended to reset the AD5930 before putting it into
standby, as this results in a shutdown current of typically 20 μA.
2
REF
3
4
COMP
AVDD
5
DVDD
6
CAP/2.5V
7
8
DGND
MCLK
9
SYNCOUT
10
MSBOUT
11
12
DGND O/P
INTERRUPT
13
CTRL
14
SDATA
15
16
SCLK
FSYNC
17
STANDBY
相關(guān)PDF資料
PDF描述
AD5930YRUZ Programmable Frequency Sweep and Output Burst Waveform Generator
AD5930YRUZ-REEL7 Programmable Frequency Sweep and Output Burst Waveform Generator
AD598 LVDT Signal Conditioner(線性可變差分變壓器信號(hào)調(diào)節(jié)器)
AD600ARZ1 Dual, Low Noise, Wideband Variable Gain Amplifiers
AD600ARZ-R7 Dual, Low Noise, Wideband Variable Gain Amplifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5930BRU 制造商:Analog Devices 功能描述:PROGRAMMABLE FREQ SWEEP/BURST GENERATORS - Bulk
AD5930YRUZ 功能描述:IC GEN PROG FREQ BURST 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD5930YRUZ-REEL7 功能描述:IC GEN PROG FREQ BURST 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD5932 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Frequency Scan Waveform Generator
AD5932YRUZ 功能描述:IC PROG WAVEFORM GEN SNGL16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*