參數(shù)資料
型號(hào)： AD5930
廠商： Analog Devices, Inc.
英文描述： Programmable Frequency Sweep and Output Burst Waveform Generator
中文描述： 可編程頻率掃描和輸出脈沖波形發(fā)生器
文件頁數(shù)： 18/28頁
文件大小： 505K
代理商： AD5930
AD5930
Table 7. Description of Bits in the Control Register
Bit
Name
Function
D15
to
D12
D11
B24
Two write operations are required to load a complete word into the F
START
register and the f register.
When B24 = 1, a complete word is loaded into a frequency register in two consecutive writes. The first write
contains the 12 LSBs of the frequency word and the next write contains the 12 MSBs. Refer to Table 5 for the
appropriate addresses. The write to the destination register occurs after both words have been loaded, so the
register never holds an intermediate value.
When B24 = 0, the 24-bit F
START
/f register operates as two 12-bit registers, one containing the 12 MSBs and the
other containing the 12 LSBs. This means that the 12 MSBs of the frequency word can be altered independent of
the 12 LSBs and vice versa. This is useful if the complete 24-bit update is not required. To alter the 12 MSBs or the
12 LSBs, a single write is made to the appropriate register address. Refer to Table 5 for the appropriate addresses.
D10
DAC ENABLE
When DAC ENABLE = 1, the DAC is enabled.
When DAC ENABLE = 0, the DAC is powered down. This saves power and is beneficial when only using the MSB of
the DAC input data (available at the MSBOUT pin).
D9
SINE/TRI
When SINE/TRI = 1, the SIN ROM is used to convert the phase information into amplitude information resulting in a
sinusoidal signal at the output.
When SINE/TRI = 0, the SIN ROM is bypassed, resulting in a triangular (up-down) output from the DAC.
D8
MSBOUTEN
When MSBOUTEN = 1, the MSBOUT pin is enabled.
When MSBOUTEN = 0, the MSBOUT is disabled (tri-state).
D7
CW/BURST
When CW/BURST = 1, the AD5930 outputs each frequency continuously for the length of time or number of output
waveform cycles specified in the appropriate register, T
BURST
.
When CW/BURST = 0, the AD5930 bursts each frequency for the length of time/number of cycles specified in the
burst register, T
BURST
. For the remainder of the time within each increment window (T
BURST
t
INT
), the AD5930
outputs a DC value of midscale. In external increment mode, it is defined by the pulse widths on the CTRL pin.
D6
INT/EXT
BURST
externally (D5 = 1), D6 dictates whether the user is controlling the burst internally or externally.
When INT/EXT BURST = 1, the output burst is controlled externally through the CTRL pin. This is useful if the user is
using an external source to both trigger the frequency increments and determine the burst interval.
When INT/EXT BURST = 0, the output burst is controlled internally. The burst is pre-programmed by the user into
the T
BURST
register (the burst interval can either be clock-based or for a specified number of output cycles).
When D5 = 0, this bit is ignored.
D5
INT/EXT
INCR
When INT/EXT INCR = 0, the frequency increments are triggered automatically.
D4
MODE
The function of this bit is to control what type of frequency sweep is carried out.
When MODE = 1, the frequency profile is a saw sweep.
When MODE = 0, the frequency profile is a triangular (up-down) sweep.
D3
SYNCSEL
This bit is active when D2 = 1. It is user-selectable to pulse at the end of sweep (EOS) or at each frequency
increment.
When SYNCSEL = 1, the SYNCOP pin outputs a high level at the end of the sweep and returns to zero at the start of
the subsequent sweep.
When SYNCSEL= 0, the SYNCOP outputs a pulse of 4 × T
CLOCK
only at each frequency increment.
D2
SYNCOUTEN
When SYNCOUTEN= 1, the SYNC output is available at the SYNCOP pin.
When SYNCOUTEN= 0, the SYNCOP pin is disabled (tri-state).
D1
Reserved
This bit must always be set to 1.
D0
Reserved
This bit must always be set to 1.
Rev. 0 | Page 18 of 28
ADDR
Register address bits.
The function of this bit is to control what is available at the IOUT/IOUTB pins.
This bit is active when D7 = 0 and is also used in conjunction with D5. When the user is incrementing the frequency
When INT/EXT INCR = 1, the frequency increments are triggered externally through the CTRL pin.
相關(guān)PDF資料
PDF描述
AD5930YRUZ Programmable Frequency Sweep and Output Burst Waveform Generator
AD5930YRUZ-REEL7 Programmable Frequency Sweep and Output Burst Waveform Generator
AD598 LVDT Signal Conditioner(線性可變差分變壓器信號(hào)調(diào)節(jié)器)
AD600ARZ1 Dual, Low Noise, Wideband Variable Gain Amplifiers
AD600ARZ-R7 Dual, Low Noise, Wideband Variable Gain Amplifiers
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5930BRU 制造商:Analog Devices 功能描述:PROGRAMMABLE FREQ SWEEP/BURST GENERATORS - Bulk
AD5930YRUZ 功能描述:IC GEN PROG FREQ BURST 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD5930YRUZ-REEL7 功能描述:IC GEN PROG FREQ BURST 20TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
AD5932 制造商:AD 制造商全稱:Analog Devices 功能描述:Programmable Frequency Scan Waveform Generator
AD5932YRUZ 功能描述:IC PROG WAVEFORM GEN SNGL16TSSOP RoHS:是 類別:集成電路 (IC) >> 接口 - 直接數(shù)字合成 (DDS) 系列:- 產(chǎn)品變化通告:Product Discontinuance 27/Oct/2011 標(biāo)準(zhǔn)包裝:2,500 系列:- 分辨率（位）:10 b 主 fclk:25MHz 調(diào)節(jié)字寬（位）:32 b 電源電壓:2.97 V ~ 5.5 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-TSSOP（0.173"，4.40mm 寬） 供應(yīng)商設(shè)備封裝:16-TSSOP 包裝:帶卷 (TR)
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購

我的聯(lián)系方式

*
*
*