Data Sheet
AD5749
Rev. B | Page 5 of 28
TIMING CHARACTERISTICS
AVDD = 12 V (± 10%) to 55 V (maximum), DVCC = 2.7 V to 5.5 V, GND = 0 V. RLOAD = 300 . All specifications TMIN to TMAX, unless
otherwise noted.
Table 3.
Limit at TMIN, TMAX
Unit
Description
t1
20
ns min
SCLK cycle time
t2
8
ns min
SCLK high time
t3
8
ns min
SCLK low time
t4
5
ns min
SYNC falling edge to SCLK falling edge setup time
t5
10
ns min
16th SCLK falling edge to SYNC rising edge (on 24th SCLK falling edge if using PEC)
t6
5
ns min
Minimum SYNC high time (write mode)
t7
5
ns min
Data setup time
t8
5
ns min
Data hold time
t9, t10
1.5
s max
CLEAR pulse low/high activation time
t11
5
ns min
Minimum SYNC high time (read mode)
t12
40
ns max
SCLK rising edge to SDO valid (SDO CL = 15 pF)
t13
10
ns min
RESET pulse low time
1
Guaranteed by characterization, but not production tested.
2
All input signals are specified with tR = tF = 5 ns (10% to 90% of DVCC) and timed from a voltage level of 1.2 V.