參數(shù)資料
型號: AD5749ACPZ-RL7
廠商: Analog Devices Inc
文件頁數(shù): 14/28頁
文件大?。?/td> 0K
描述: IC CURRENT OUT DVR 32-LFCSP
標準包裝: 1
放大器類型: 儀表
電路數(shù): 1
電流 - 電源: 5.2mA
電流 - 輸出 / 通道: 24mA
電壓 - 電源,單路/雙路(±): 10.8 V ~ 55 V
工作溫度: -40°C ~ 105°C
安裝類型: 表面貼裝
封裝/外殼: 32-VFQFN 裸露焊盤,CSP
供應商設備封裝: 32-LFCSP-VQ(5x5)
包裝: 標準包裝
其它名稱: AD5749ACPZ-RL7DKR
Data Sheet
AD5749
Rev. B | Page 21 of 28
Status Bit Read Operation
A read of the status bits can be initiated as part of a normal write
operation. The read is activated by selecting the correct device
address (A2, A1, A0) and then setting the R/W bit to 1. By
default, the SDO pin is disabled. After having addressed the
AD5749 and setting R/W to 1 the SDO pin is enabled and data
is clocked out on the 5th rising edge of SCLK. After all the data
has been clocked out on SDO, a rising edge on SYNC disables
(tristates) the SDO pin again. Status register data (see Table 9)
and control register data are both available during the same
read cycle. Data contained in Bit D10 to Bit D0 of the write
operation are still valid and can be used to change the operating
mode of the AD5749 if required.
The status bits comprise three read-only bits. They are used to
notify the user of specific fault conditions that occur, such as
an open circuit on the output, over-temperature error or an
interface error. If any of these fault conditions occur, a hardware
FAULT is also asserted low, which can be used as a hardware
interrupt to the controller.
See the Detailed Description of Features section for a full
explanation of fault conditions.
HARDWARE CONTROL
Hardware control is enabled by connecting the HW SELECT
pin to DVCC. In this mode, the R3, R2, R1, and R0 pins, in
conjunction with the RSET pin, are used to configure the
output range, as per Table 8.
In hardware mode, there is no status register. The fault conditions
(open circuit, and overtemperature) are available on Pin IFAULT
and Pin TEMP. If any one of these fault conditions is set, a low is
asserted on the specific fault pin. IFAULT and TEMP are open-
drain outputs and, therefore, can be connected together to allow the
user to generate one interrupt to the system controller to commun-
icate a fault. If hardwired in this way, it is not possible to isolate
which fault occurred in the system.
TRANSFER FUNCTION
The AD5749 consists of an internal signal conditioning block
that maps the analog input voltage to a programmed output
range. The available analog input range is 0 V to 4.096 V.
For all ranges, the AD5749 implements a straight linear
mapping function, where 0 V maps to the lower end of the
selected range and 4.096 V maps to the upper end of the
selected range.
Table 9. Input Shift Register Contents for a Read Operation—Status Register
MSB
LSB
D15
D14
D13
D12
D11
D10
D9
D8
D7
D6
D5
D4
D3
D2
D1
D0
A2
A1
A0
1
0
R3
R2
R1
R0
CLRSEL
OUTEN
RSET
PEC Error
OVER TEMP
IOUT Fault
Unused
Table 10. Status Bit Options
Bit
Description
PEC Error
This bit is set if there is an interface error detected by CRC-8 error checking. See the Detailed Description of Features section.
OVER TEMP
This bit is set if the AD5749 core temperature exceeds approximately 150°C.
IOUT Fault
This bit is set if there is an open circuit on the IOUT pin.
相關PDF資料
PDF描述
NPPC192KFMS-RC CONN FMALE 38POS DL .1" GOLD SMD
2-1879208-5 RES 100 OHM 1/16W 0.1% 0402
0001.2522 FUSE 630MA 250V 6.3X32 T-LAG
0001.2523 FUSE 800MA 250V 6.3X32 T-LAG
0001.2524 FUSE 1A 250V 6.3X32 T-LAG
相關代理商/技術參數(shù)
參數(shù)描述
AD574A 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit A/D Converter
AD574AJ 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete 12-Bit A/D Converter
AD574AJD 功能描述:IC ADC 12BIT W/REF 28-CDIP RoHS:否 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 模數(shù)轉(zhuǎn)換器 系列:- 標準包裝:1 系列:- 位數(shù):14 采樣率(每秒):83k 數(shù)據(jù)接口:串行,并聯(lián) 轉(zhuǎn)換器數(shù)目:1 功率耗散(最大):95mW 電壓電源:雙 ± 工作溫度:0°C ~ 70°C 安裝類型:通孔 封裝/外殼:28-DIP(0.600",15.24mm) 供應商設備封裝:28-PDIP 包裝:管件 輸入數(shù)目和類型:1 個單端,雙極
AD574AJD/+ 制造商:Analog Devices 功能描述:ADC SGL SAR 12-BIT PARALLEL 28PIN SBDIP - Rail/Tube 制造商:Rochester Electronics LLC 功能描述:IC, MONO 12-BIT A/D CONV - Bulk