參數資料
型號: AD5744RCSUZ
廠商: ANALOG DEVICES INC
元件分類: DAC
英文描述: Complete Quad, 14-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
中文描述: SERIAL INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, PQFP32
封裝: ROHS COMPLIANT, PLASTIC, MS-026ABA, TQFP-32
文件頁數: 28/32頁
文件大?。?/td> 489K
代理商: AD5744RCSUZ
AD5744R
Preliminary Technical Data
When data is being transmitted to the AD5744R, the SYNC line
(PC7) is taken low and data is transmitted MSB first. Data
appearing on the MOSI output is valid on the falling edge of
SCK. Eight falling clock edges occur in the transmit cycle, so, in
order to load the required 24-bit word, PC7 is not brought high
until the third 8-bit word has been transferred to the DACs
input shift register.
Rev. PrA | Page 28 of 32
The 8XC51 transmits data in 8-bit bytes with only eight falling
clock edges occurring in the transmit cycle. Because the DAC
expects a 24-bit word, SYNC (P3.3) must be left low after the
first eight bits are transferred. After the third byte has been
transferred, the P3.3 line is taken high. The DAC can be
updated using LDAC via P3.4 of the 8XC51.
AD5744R to ADSP2101/ADSP2103 Interface
An interface between the AD5744R and the ADSP2101/
ADSP2103 is shown in Figure 43. The ADSP2101/ ADSP2103
should be set up to operate in the SPORT transmit alternate
framing mode. The ADSP2101/ADSP2103 are programmed
through the SPORT control register and should be configured
as follows: internal clock operation, active low framing, and 24-
bit word length.
MC68HC11
1
1
ADDITIONAL PINS OMITTED FOR CLARITY
AD5744R
1
SDO
MISO
SDIN
MOSI
SCLK
SCK
SYNC
PC7
0
Transmission is initiated by writing a word to the TX register
after the SPORT has been enabled. As the data is clocked out of
the DSP on the rising edge of SCLK, no glue logic is required to
interface the DSP to the DAC. In the interface shown, the DAC
output is updated using the LDAC pin via the DSP. Alterna-
tively, the LDAC input could be tied permanently low, and then
the update takes place automatically when TFS is taken high.
Figure 41. AD5744R to MC68HC11 Interface
LDAC is controlled by the PC6 port output. The DAC can be
updated after each 3-byte transfer by bringing LDAC low. This
example does not show other serial lines for the DAC. For
example, if CLR were used, it could be controlled by port
output PC5.
AD5744R to 8XC51 Interface
The AD5744R requires a clock synchronized to the serial data.
For this reason, the 8XC51 must be operated in Mode 0. In this
mode, serial data enters and exits through RXD, and a shift
clock is output on TXD.
SCLK
SDIN
SYNC
DT
SCLK
RFS
ADSP2101/
ADSP2103
1
1
ADDITIONAL PINS OMITTED FOR CLARITY
Figure 43. AD5744R to ADSP2101/ADSP2103 Interface
SDO
DR
TFS
LDAC
FO
AD5744R
1
0
P3.3 and P3.4 are bit programmable pins on the serial port and
are used to drive SYNC
LDAC
and
provides the LSB of its SBUF register as the first bit in the data
stream. The user must ensure that the data in the SBUF register
is arranged correctly, because the DAC expects MSB first. When
data is to be transmitted to the DAC, P3.3 is taken low. Data on
RXD is clocked out of the microcontroller on the rising edge of
TXD and is valid on the falling edge. As a result, no glue logic is
required between this DAC and the microcontroller interface.
, respectively. The 8CX51
AD5744R to PIC16C6x/7x Interface
The PIC16C6x/7x synchronous serial port (SSP) is configured
as an SPI master with the clock polarity bit set to 0. This is done
by writing to the synchronous serial port control register
(SSPCON). See the
PIC16/17 Microcontroller User Manual
. In
this example, I/O port RA1 is being used to pulse
enable the serial port of the AD5744R. This microcontroller
transfers only eight bits of data during each serial transfer
operation; therefore, three consecutive write operations are
needed. Figure 44 shows the connection diagram.
8XC51
1
1
ADDITIONAL PINS OMITTED FOR CLARITY
AD5744R
1
SCLK
TxD
SDIN
RxD
SYNC
P3.3
LDAC
P3.4
0
SYNC and
Figure 42. AD5744R to 8XC51 Interface
相關PDF資料
PDF描述
AD5744RCSUZ-REEL7 Complete Quad, 14-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744 Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744ASU Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744BSU Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744CSU Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
相關代理商/技術參數
參數描述
AD5744RCSUZ-REEL7 功能描述:IC DAC QUAD 14BIT 1LSB 32TQFP RoHS:是 類別:集成電路 (IC) >> 數據采集 - 數模轉換器 系列:- 產品培訓模塊:Data Converter Fundamentals DAC Architectures 標準包裝:750 系列:- 設置時間:7µs 位數:16 數據接口:并聯 轉換器數目:1 電壓電源:雙 ± 功率耗散(最大):100mW 工作溫度:0°C ~ 70°C 安裝類型:表面貼裝 封裝/外殼:28-LCC(J 形引線) 供應商設備封裝:28-PLCC(11.51x11.51) 包裝:帶卷 (TR) 輸出數目和類型:1 電壓,單極;1 電壓,雙極 采樣率(每秒):143k
AD5748 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver with Programmable Ranges
AD5748_1 制造商:AD 制造商全稱:Analog Devices 功能描述:Industrial Current/Voltage Output Driver with Programmable Ranges
AD5748ACPZ 功能描述:IC I/V OUTPUT DRIVER 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 標準包裝:73 系列:Over-The-Top® 放大器類型:通用 電路數:4 輸出類型:滿擺幅 轉換速率:0.07 V/µs 增益帶寬積:200kHz -3db帶寬:- 電流 - 輸入偏壓:1nA 電壓 - 輸入偏移:285µV 電流 - 電源:50µA 電流 - 輸出 / 通道:25mA 電壓 - 電源,單路/雙路(±):2 V ~ 44 V,±1 V ~ 22 V 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:16-WFDFN 裸露焊盤 供應商設備封裝:16-DFN-EP(5x3) 包裝:管件
AD5748ACPZ-RL7 功能描述:IC I/V OUTPUT DRIVER 32LFCSP RoHS:是 類別:集成電路 (IC) >> Linear - Amplifiers - Instrumentation 系列:- 產品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標準包裝:1 系列:- 放大器類型:電流檢測 電路數:1 輸出類型:- 轉換速率:- 增益帶寬積:125kHz -3db帶寬:- 電流 - 輸入偏壓:- 電壓 - 輸入偏移:100µV 電流 - 電源:1.1µA 電流 - 輸出 / 通道:- 電壓 - 電源,單路/雙路(±):- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:4-WFBGA,CSPBGA 供應商設備封裝:4-UCSP(2x2) 包裝:剪切帶 (CT) 其它名稱:MAX9634WERS+TCT