參數(shù)資料
型號(hào)： AD5744CSU
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： Complete, Quad, 14/16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
中文描述： SERIAL INPUT LOADING, 8 us SETTLING TIME, 14-BIT DAC, PQFP32
封裝： MO-026-ABA, TQFP-32
文件頁(yè)數(shù)： 17/27頁(yè)
文件大小： 243K
代理商： AD5744CSU
Preliminary Technical Data
Rev. PrA 15-Nov-04| Page 17 of 27
68HC11*
MISO
SYNC
SDIN
SCLK
MOSI
SCK
PC7
PC6
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SYNC
SCLK
LDAC
SDO
SDIN
SDIN
*ADDITIONAL PINS OMITTED FOR CLARITY
AD5744/64*
AD5744/64*
AD5744/64*
R
Figure 8. Daisy chaining the AD5744/64
Daisy-Chain Operation
For systems that contain several devices, the SDO pin may be
used to daisy-chain several devices together. This daisy-chain
mode can be useful in system diagnostics and in reducing the
number of serial interface lines. The first falling edge of SYNC
starts the write cycle. The SCLK is continuously applied to the
input shift register when SYNC is low. If more than 24 clock
pulses are applied, the data ripples out of the shift register and
appears on the SDO line. This data is clocked out on the rising
edge of SCLK and is valid on the falling edge. By connecting the
SDO of the first device to the DIN input of the next device in
the chain, a multidevice interface is constructed. Each device in
the system requires 24 clock pulses. Therefore, the total number
of clock cycles must equal 24N, where N is the total number of
AD5744/64s in the chain. When the serial transfer to all devices
is complete, SYNC is taken high. This latches the input data in
each device in the daisy chain and prevents any further data
from being clocked into the input shift register. The serial clock
may be a continuous or a gated clock. A continuous SCLK
source can only be used if SYNC is held low for the correct
number of clock cycles. In gated clock mode, a burst clock
containing the exact number of clock cycles must be used and
SYNC must be taken high after the final clock to latch the data.
Readback Operation
Readback mode is invoked by setting the R/W bit = 1 in the
serial input register write. With R/W = 1, Bits A2–A0, in
association with Bits REG2 , REG1, and REG0, select the
register to be read. The remaining data bits in the write
sequence are don’t cares. During the next SPI write, the data
appearing on the SDO output will contain the data from the
previously addressed register. For a read of a single register, the
NOP command can be used in clocking out the data from the
selected register on SDO. The readback diagram in Figure 4
shows the readback sequence. For example, to read back the
fine gain register of Channel A on the AD5744/64, the following
sequence should be implemented. First, write 0xA0XXXX to
the AD5744/64 input register. This configures the AD5744/64
for read mode with the fine gain register of Channel A selected.
Note that all the data bits, DB15 to DB0, are don’t cares. Follow
this with a second write, a NOP condition, 0x00XXXX. During
this write, the data from the fine gain register is clocked out on
the SDO line, i.e., data clocked out will contain the data from
the fine gain register in Bits DB5 to DB0.
SIMULTANEOUS UPDATING VIA LDAC
After data has been transferred into the input register of the
DACs, there are two ways in which the DAC registers and DAC
outputs can be updated. Depending on the status of both SYNC
and LDAC.
Individual DAC Updating
In this mode, LDAC is held low while data is being clocked into
the input shift register. The addressed DAC output is updated
on the rising edge of SYNC.
Simultaneous Updating of All DACs
In this mode, LDAC is held high while data is being clocked
into the input shift register. All DAC outputs are updated by
taking LDAC low any time after SYNC has been taken high.
The update now occurs on the falling edge of LDAC.
相關(guān)PDF資料
PDF描述
AD5754R Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5725 Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5726 Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5726YRSZ-500RL7 Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5726YRSZ-REEL Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD5744R 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 14-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744R_08 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 14-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744RBSUZ 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 14-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744RBSUZ-REEL7 制造商:AD 制造商全稱:Analog Devices 功能描述:Complete Quad, 14-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DAC
AD5744RCSUZ 功能描述:IC DAC 4CH 14BIT SER 1LSB 32TQFP RoHS:是 類別:集成電路 (IC) >> 數(shù)據(jù)采集 - 數(shù)模轉(zhuǎn)換器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:50 系列:- 設(shè)置時(shí)間:4µs 位數(shù):12 數(shù)據(jù)接口:串行 轉(zhuǎn)換器數(shù)目:2 電壓電源:單電源 功率耗散（最大）:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-TSSOP，8-MSOP（0.118"，3.00mm 寬） 供應(yīng)商設(shè)備封裝:8-uMAX 包裝:管件 輸出數(shù)目和類型:2 電壓，單極 采樣率（每秒）:* 產(chǎn)品目錄頁(yè)面:1398 (CN2011-ZH PDF)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*