參數(shù)資料
型號(hào)： AD5726YRWZ-REEL7
廠商： ANALOG DEVICES INC
元件分類： DAC
英文描述： Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
中文描述： QUAD, SERIAL INPUT LOADING, 13 us SETTLING TIME, 12-BIT DAC, PDSO16
封裝： ROHS COMPLIANT, MO-013AA, SOIC-16
文件頁(yè)數(shù)： 8/20頁(yè)
文件大?。?/td> 405K
代理商： AD5726YRWZ-REEL7
AD5726
PIN CONFIGURATION AND FUNCTION DESCRIPTIONS
Rev. 0 | Page 8 of 20
AV
DD
V
OUTD
V
OUTC
V
REFN
V
REFP
V
OUTB
V
OUTA
AV
SS
1
2
3
4
CLRSEL
CLR
LDAC
NC
CS
SCLK
SDIN
GND
16
15
14
13
5
6
7
12
11
10
8
9
NC = NO CONNECT
Figure 5. Pin Configuration
TOP VIEW
(Not to Scale)
AD5726
0
Table 8. Pin Function Descriptions
Pin No.
Mnemonic
1
AV
DD
2
V
OUTD
3
V
OUTC
4
V
REFN
Description
Positive Analog Supply Pin. Voltage ranges from 5 V to 15 V
Buffered Analog Output Voltage of DAC D.
Buffered Analog Output Voltage of DAC C.
Negative DAC Reference Input. The voltage applied to this pin defines the zero-scale output.
Allowable range is AV
SS
to V
REFP
2.5 V.
Positive DAC Reference Input. The voltage applied to this pin defines the full-scale output voltage.
Allowable range is A
VDD
2.5 V to V
REFN
+ 2.5 V.
Buffered Analog Output Voltage of DAC B.
Buffered Analog Output Voltage of DAC A.
Negative Analog Supply Pin. Voltage ranges from 0 V to 15 V.
Ground Reference Pin.
Serial Data Input. Data must be valid on the rising edge of SCLK. This input is ignored when CS is high.
Serial Clock Input. Data is clocked into the input register on the rising edge of SCLK.
Active Low Chip Select Pin. This pin must be active for data to be clocked in. This pin is logically OR’ed with
the SCLK input and disables the serial data input when high.
No Internal Connection.
Active Low, Asynchronous Load DAC Input. The data currently contained in the serial input register is
transferred out to the DAC data registers on the falling edge of LDAC, independent of CS. Input data must
remain stable while LDAC is low.
Active Low Input. Sets input register and DAC registers to zero-scale (0x000) or midscale (0x800),
depending on the state of CLRSEL. The data in the serial input register is unaffected by this control.
Determines the action of CLR. If high, a clear command sets the internal DAC registers to midscale (0x800).
If low, the registers are set to zero (0x000).
5
V
REFP
6
7
8
9
10
11
12
V
OUTB
V
OUTA
AV
SS
GND
SDIN
SCLK
CS
13
14
NC
LDAC
15
CLR
16
CLRSEL
相關(guān)PDF資料
PDF描述
AD5732R Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5734R Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5752R Quad 12-Bit Serial Input Unipolar/Bipolar Voltage Output DAC
AD5762RCSUZ Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs
AD5762RCSUZ-REEL7 Complete Dual, 16-Bit, High Accuracy, Serial Input, Bipolar Voltage Output DACs
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
AD572AD 制造商:Analog Devices 功能描述: 制造商:Rochester Electronics LLC 功能描述:12-BIT ADC IC - Bulk 制造商:AD 功能描述:_
AD572B 制造商:AD 制造商全稱:Analog Devices 功能描述:12-BIT SUCCESSIVE APPROXIMATION INTEGRATED CIRCUIT A/D CONVERTER
AD572BD 制造商:Rochester Electronics LLC 功能描述:- Bulk
AD572S 制造商:AD 制造商全稱:Analog Devices 功能描述:12-BIT SUCCESSIVE APPROXIMATION INTEGRATED CIRCUIT A/D CONVERTER
AD572SD 制造商:AD 制造商全稱:Analog Devices 功能描述:12-BIT SUCCESSIVE APPROXIMATION INTEGRATED CIRCUIT A/D CONVERTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*